Question

Assume that you are asked to design a logic circuit with the following specifications, using K-map....

Assume that you are asked to design a logic circuit with the following specifications, using K-map. The circuit has two inputs X and Y and three outputs O0, O1 and O2. This circuit operates as follows: (1) the output (O0) will be high when XY only, and (3) the output (O2) will be high when X=Y only.

a)Create the truth table for this logic circuit.

b) Show the Karnaugh maps.

c) Draw the schematic, using logic gates.

Homework Answers

Answer #1

a: Truth Table for the given problem.

X Y O0 O1 O2
0 0 0 0 1
0 1 0 0 0
1 0 0 0 0
1 1 1 0 1

b: Karnaugh Maps.

SOPs for O0, O1 and O2 are as follows,

O0 = XY

O1 = 0

O2 = X'Y' + XY = X NOR Y

c. Logic Diagram:

-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

According to the question given, the output O2 will remain always low(0).

Know the answer?
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Not the answer you're looking for?
Ask your own homework help question
Similar Questions
Assume that you are asked to design a logic circuit with the following specifications, using K-map....
Assume that you are asked to design a logic circuit with the following specifications, using K-map. The circuit has two inputs X and Y and three outputs O0, O1 and O2. This circuit operates as follows: (1) the output (O0) will be high when X<Y only, (2) the output (O1) will be high when X>Y only, and (3) the output (O2) will be high when X=Y only. a. (3 points) Create the truth table for this logic circuit. b. (3...
My question: what is the truth table for full-comparator?? Full question: Design a comparator circuit for...
My question: what is the truth table for full-comparator?? Full question: Design a comparator circuit for binary numbers using only NAND gates. It should take as input two numbers represented in standard binary, X and Y, and produce two outputs, G and L, which indicate that X is Greater than or Less than Y, respectively. If both outputs are zero, it indicates that the values are equal. Design a half-comparator, full-comparator, and a full four-bit comparator. With nothing more than...
digital logic A digital circuit consists of four inputs and two outputs. One of the outputs...
digital logic A digital circuit consists of four inputs and two outputs. One of the outputs takes the value logical one "only when there is a majority of inputs to one". The other output is activated only if there is equal number of inputs to one "than to zero". a) Write the truth table. b) Draw the necessary digital circuit with logic gates. ----------------------------------------------------------------------------- A drip irrigation system has three sensors that measure different physical parameters. A Sensor H measures...
1. Implement the given logic function using a 4:1 MUX. F(A,B,C) = Σm(0,1,3,7) Show the truth...
1. Implement the given logic function using a 4:1 MUX. F(A,B,C) = Σm(0,1,3,7) Show the truth table, the 4:1 MUX schematic with the inputs, select inputs and the output. 2. For an 8:3 priority encoder: a) Draw the schematic. b) Write the truth table. c) Write the Boolean expressions for each of the outputs in terms of the inputs. d) Draw the logic circuit for the outputs in terms of the inputs.
1) Implement the given logic function using a 4:1 MUX. (Ref: Lec 16, slide 5) F(A,B,C)...
1) Implement the given logic function using a 4:1 MUX. (Ref: Lec 16, slide 5) F(A,B,C) = Σm(0,1,3,7) Show the truth table, the 4:1 MUX schematic with the inputs, select inputs and the output. 2) For an 8:3 priority encoder: a) Draw the schematic. b) Write the truth table. c) Write the Boolean expressions for each of the outputs in terms of the inputs. d) Draw the logic circuit for the outputs in terms of the inputs.
Design a circuit with three inputs x,y and z representing the bits in a binary number,...
Design a circuit with three inputs x,y and z representing the bits in a binary number, and three outputs (a,b, and c) also representing bits in a binary number. When the input is 0,1,6, or 7, the binary output will be the complement of the input. When the binary input 2,3,4, or 5 the output is the input shifted left with rotate. For example: 3 = 011₂ outputs 110; 4 = 100₂ outputs 001.) Show truth table, computation, simplification and...
Design a combinational logic circuit that accepts a decimal value represented as a four-bit Aiken (or...
Design a combinational logic circuit that accepts a decimal value represented as a four-bit Aiken (or "2421") code (X3 X2 X1 X0) as its input and that creates a four-bit output (Y3 Y2 Y1 Y0) that uses standard binary (radix-2) encoding to represent the same decimal value. For each of the four outputs, construct a standard truth table with inputs X3 X2 X1 X0 appearing in order from 0000, 0001, 0010, ..., 1111. The 6 disallowed input combinations can be...
Design a combinational circuit with 4 inputs (A, B, C, D) and two outputs (F, G):...
Design a combinational circuit with 4 inputs (A, B, C, D) and two outputs (F, G): The F output becomes ‘1’ when the corresponding decimal value represented by the 4 input bits is divisible by 3 (for example, F=1 when input combination is 0011; as 0011is 3 in decimal that is div. by 3). The G output becomes ‘1’ when the corresponding decimal value represented by the 4 input bits is divisible by 5. Also, mention how many gate delays...
Design a synchronous machine (Transition Table, K-maps, Final Equations, Circuit Diagram) that counts through the following...
Design a synchronous machine (Transition Table, K-maps, Final Equations, Circuit Diagram) that counts through the following sequence in the order shown below. Note, there are no inputs or output variables, so your Q values must reflect the Hex value listed. A 4 1 2 6 3 9 C 7 and repeat a) using D flip-flops and combinational logic b) using a PROM device (must show Hex values in order) and 4-bit D-Register
Design a counter which counts in the sequence that has been assigned to you. Use D...
Design a counter which counts in the sequence that has been assigned to you. Use D flip flops and NAND gates. Simulate your design using SimUaid. Submit the state table, D flip-flop input equations, and transition graph determined in Part 6. The D flip-flop equations can be derived using Karnaugh maps or using LogicAid by entering a state table with zero input variables. Sequence: 000,100,001,110,101,111,(repeat) 000,... Also, please answer the following questions: How can a D flip-flop be set to...