Question

write a verilog code for displaying all "0 to 7" numbers in a seven segment display...

write a verilog code for displaying all "0 to 7" numbers in a seven segment display in ddr board.

Engineering   Electrical-Engineering   
0 0
Add a commentTranscribed image text
Next >

Homework Answers

Answer #1

The code for 7 segment display is written - I have also include reset pin for the better understanding of code (if you want you can remove it also). The screenshot of the simulation result is also attached to the code also

WRITTEN CODE -

module Display_ddr(A,B,C,D,E,F,G,in_num,reset);

input [3:0]in_num;

output A,B,C,D,E,F,G;

input reset;

reg [6:0]y;

always @(*)

begin

if (reset)

y = 7'h0;

else

begin

case (in_num)

4'b0000 : y = 7'h7E;

4'b0001 : y = 7'h30;

4'b0010 : y = 7'h6D;

4'b0011 : y = 7'h79;

4'b0100 : y = 7'h33;

4'b0101 : y = 7'h5B;

4'b0110 : y = 7'h5F;

4'b0111 : y = 7'h70;

default : y = 7'h0;

endcase

end

end

assign A = y[6];

assign B = y[5];

assign C = y[4];

assign D = y[3];

assign E = y[2];

assign F = y[1];

assign G = y[0];

endmodule

IF ANY HELP IS NEEDED FOR UNDERSTANDING THE CODE PLEASE COMMENT DOWN IN COMMENT SECTION - WILL ALWAYS HELP YOU FOR ANY QUERRY :)

0 0
Know the answer?
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Log In

Sign Up

Not the answer you're looking for?
Ask your own homework help question
Similar Questions
Trying to make a seven segment driver on vivado using verilog. I have all 7 components...
Trying to make a seven segment driver on vivado using verilog. I have all 7 components module coded some as logical gates some as decoders and muxs. they all tested and workout. When I implement them i get an error [HDL 9-3756] overwriting previous definition of module 'schematic1'. All seven modules I want to make them all into one module they all share same 4 bit binary input different outputs. How do i make these seven modules into one acting...
Write an assembly code for a M68CH12 microcontroller that counts from 0000-9999 using even numbers on...
Write an assembly code for a M68CH12 microcontroller that counts from 0000-9999 using even numbers on the seven segment display.
Analyze the following Verilog code and write down its output as pictured in the code. module...
Analyze the following Verilog code and write down its output as pictured in the code. module blocking; reg [0:7] A, B; initial begin: init1 A = 3; #1 A = A + 1; // blocking procedural assignment B = A + 1; $display("Output 1: A= %b B= %b", A, B ); A = 1; #1 A <= A + 1; B <= A + 1; #1 $display ("Output 2: A= %b B= %b", A, B ); end endmodul
Write down the VERILOG code for an AND gate and the testbench code to test it
Write down the VERILOG code for an AND gate and the testbench code to test it
3. Indicate the pins connected to the individual segments of a specified 7-segment indicator and the...
3. Indicate the pins connected to the individual segments of a specified 7-segment indicator and the status of these pins (0 or 1) to display specified 4-bit binary code in decimal format. data for question 3: indicator-HEX3; 4 bit code-0011 Your binary code:______ Segments Segment [6] Segment [5] Segment [4] Segment [3] Segment [2] Segment [1] Segment [0] Pins Pin status 4. Write VHDL code to display specified decimal digits on 7-segment indicators. Digit for question 4 is 24.
Write verilog code for Huffman Decoder with testbench.
Write verilog code for Huffman Decoder with testbench.
Write down the VERILOG code for a tri-state buffer and the testbench code to test it
Write down the VERILOG code for a tri-state buffer and the testbench code to test it
Write down the VERILOG code for a 2-to-4 decoder and the testbench code to test it
Write down the VERILOG code for a 2-to-4 decoder and the testbench code to test it
Write the code for a static Huffman decoder in verilog with testbench.
Write the code for a static Huffman decoder in verilog with testbench.
Plz use Verilog for below question. I will rate. Write a Verilog code for the following...
Plz use Verilog for below question. I will rate. Write a Verilog code for the following expressions: M = X’Y’ + XY + Z’ N = (A ⊕ B) + C (A + D)
ADVERTISEMENT
Need Online Homework Help?

Get Answers For Free
Most questions answered within 1 hours.

Ask a Question
ADVERTISEMENT