Question

Write verilog code for a 8:1 Mux using the blocks of 2:1 Mux; Draw the block...

Write verilog code for a 8:1 Mux using the blocks of 2:1 Mux; Draw the block diagram for this design and write the truth table to prove that the design works as intended.

Write verilog code for a 16:1 Mux using the blocks of 4:1 Mux; Draw the block diagram for this design and write the truth table to prove that the design works as intended.

Homework Answers

Answer #1

DESIGN MODULE FOR 8:1 MUX USING 2:1 MUX.

module mux8to1(d,sel,y);
input [7:0]d;
input [2:0]sel;
output y;

wire [3:0]w;
wire [1:0]a;
//mux numbers are marked in RED in block digram.
mux2to1 mux1 (d[1:0],sel[0],w[0]);
mux2to1 mux2 (d[3:2],sel[0],w[1]);
mux2to1 mux3 (d[5:4],sel[0],w[2]);
mux2to1 mux4 (d[7:6],sel[0],w[3]);

mux2to1 mux5 (w[1:0],sel[1],a[0]);
mux2to1 mux6 (w[3:2],sel[1],a[1]);

mux2to1 mux7 (a[1:0],sel[2],y);

endmodule
module mux2to1(i,s,f);
input i;
input s;
output f;

assign f=i[s];
endmodule

NOTE:- PLEASE SHARE YOUR DOUBTS IN COMMENT.

PLEASE LIKE THE ANSWER. THANK YOU VERY MUCH!!

Know the answer?
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Not the answer you're looking for?
Ask your own homework help question
Similar Questions
Write verilog code for a 16:1 Mux using the blocks of 4:1 Mux; Draw the block...
Write verilog code for a 16:1 Mux using the blocks of 4:1 Mux; Draw the block diagram for this design and write the truth table to prove that the design works as intended.
Develop Verilog code for a 8-to-1 Mux with an active low OE input and a tri-state...
Develop Verilog code for a 8-to-1 Mux with an active low OE input and a tri-state output using assign statements.
1) Implement the given logic function using a 4:1 MUX. (Ref: Lec 16, slide 5) F(A,B,C)...
1) Implement the given logic function using a 4:1 MUX. (Ref: Lec 16, slide 5) F(A,B,C) = Σm(0,1,3,7) Show the truth table, the 4:1 MUX schematic with the inputs, select inputs and the output. 2) For an 8:3 priority encoder: a) Draw the schematic. b) Write the truth table. c) Write the Boolean expressions for each of the outputs in terms of the inputs. d) Draw the logic circuit for the outputs in terms of the inputs.
1. Implement the given logic function using a 4:1 MUX. F(A,B,C) = Σm(0,1,3,7) Show the truth...
1. Implement the given logic function using a 4:1 MUX. F(A,B,C) = Σm(0,1,3,7) Show the truth table, the 4:1 MUX schematic with the inputs, select inputs and the output. 2. For an 8:3 priority encoder: a) Draw the schematic. b) Write the truth table. c) Write the Boolean expressions for each of the outputs in terms of the inputs. d) Draw the logic circuit for the outputs in terms of the inputs.
(ii) Create a hierarchical Verilog 5-to-1 mux module with five data inputs (a, b, c, d,...
(ii) Create a hierarchical Verilog 5-to-1 mux module with five data inputs (a, b, c, d, e), three select inputs (s[2:0]), and one output bit (f) using 4-to-1 multiplexers. Design the 4-to-1 multiplexer using behavioral code.
Write the Verilog code for a 16 to 1 multiplexer as well as a test bench...
Write the Verilog code for a 16 to 1 multiplexer as well as a test bench using gate-level modeling.
Design a 4 to 16 decoder using Verilog HDL. The inputs are a four-bit vector W=...
Design a 4 to 16 decoder using Verilog HDL. The inputs are a four-bit vector W= [w1 w2 w3 w4] and an enable signal En. The outputs are represented by the 16-bit vector Y= [y0 y1 …..y15]. a) Write Verilog HDL behavioral style code for 2-to-4 decoder. b) Write Verilog HDL behavioral style code for 4-to-16 decoder by instantiation of 2-to-4 decoders.
Design a 4 to 16 decoder using Verilog HDL. The inputs are a four-bit vector W=...
Design a 4 to 16 decoder using Verilog HDL. The inputs are a four-bit vector W= [w1 w2 w3 w4] and an enable signal En. The outputs are represented by the 16-bit vector Y= [y0 y1 …..y15]. a) Write Verilog HDL behavioral style code for 2-to-4 decoder. b) Write Verilog HDL behavioral style code for 4-to-16 decoder by instantiation of 2-to-4 decoders.
Write down the VERILOG code for a 2-to-4 decoder and the testbench code to test it
Write down the VERILOG code for a 2-to-4 decoder and the testbench code to test it
please answer the following questions!!!! 1. Draw the truth table and block diagram for a 2:4...
please answer the following questions!!!! 1. Draw the truth table and block diagram for a 2:4 decoder. Use positive logic inputs and a negative logic (also reffered to as an active low or inverted) enable line and negative logic outputs 2. Design a circuit to implement the 2: decoder block diagram in question 1 using only NAND gates and inverters. 4. Use a 4:1 multiplexer and a minimum number of exterel gates to implement a solution to F(0,3,4,7,10) 5. Use...
ADVERTISEMENT
Need Online Homework Help?

Get Answers For Free
Most questions answered within 1 hours.

Ask a Question
ADVERTISEMENT