Question

A microprocessor has an increment memory direct instruction, which adds 1 to the value in memory...

A microprocessor has an increment memory direct instruction, which adds 1 to the value in memory location. The instruction has five stages: fetch opcode (four bus clock cycles); fetch operand address (four bus clock cycles); fetch operand (five bus clock cycles); add 1 to operand (three bus clock cycles) and, store operand (two bus clock cycles). How many bus clock cycles are required to execute the instruction

Homework Answers

Answer #1

According to the data given,

Fetch opcode : four bus clock cycles,

fetch operand address : four bus clock cycles,

fetch operand : five bus clock cycles,

add 1 to operand : three bus clock cycles,

store operand : two bus clock cycles.

So, the total number of cycles taken to execute the instruction are 4 + 4 + 5 + 3 + 2 = 18 bus clock cycles.

If you have any doubt or query, let me know in the comment. If the solution helps, then do give an upVote to the answer.

Know the answer?
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Not the answer you're looking for?
Ask your own homework help question
Similar Questions
A microprocessor has an increment memory direct instruction, which adds 1 to the value in memory...
A microprocessor has an increment memory direct instruction, which adds 1 to the value in memory location. The instruction has five stages: fetch opcode (four bus clock cycles); fetch operand address (four bus clock cycles); fetch operand (five bus clock cycles); add 1 to operand (three bus clock cycles) and, store operand (two bus clock cycles). By what amount (in percent) will the duration of the instruction increase if we have to insert four bus wait states in each memory...
Microprocessor 8086 material. Choose the correct answer. 1-A normal memory write bus cycle of 8086Mp takes...
Microprocessor 8086 material. Choose the correct answer. 1-A normal memory write bus cycle of 8086Mp takes _ clock cycles. * 4 5 6 2 3 2-Reading a word from the memory in one memory read cycle is possible if the required memory address is: * in the stack odd even in the data segment 3-To test bit 0 and bit 4 of (AX) in one step using TEST instruction, the destination and source must be: * AX, 10h AX, 12h...
For questions 3-4, provide the full MARIE RTN (register transfer notation) for these new MARIE operations....
For questions 3-4, provide the full MARIE RTN (register transfer notation) for these new MARIE operations. Your answer should include the fetch, decode, operand fetch (if necessary), execution and store result (if necessary) stages. When you see X in these instructions, this is a main memory address (the last 12 bits of the 16-bit instruction) – refer to this as IR[11..0] and not X in your RTN. 3) AutoIncrLoad X – the autoincrement addressing mode is used to access a...
A digital computer has a memory unit with 32 bits per word. The instruction set consists...
A digital computer has a memory unit with 32 bits per word. The instruction set consists of 147 different operations. All instructions have an operation code part (opcode) and two address fields: one for a memory address and one for a register address. This particular system includes eight general-purpose, user-addressable registers. Registers may be loaded directly from memory, and memory may be updated directly from the registers. Direct memory-to-memory data movement operations are not supported. Each instruction stored in one...
Assume a five-stage single-pipeline microarchitecture (fetch, decode, execute, memory, write- back) and the code given below....
Assume a five-stage single-pipeline microarchitecture (fetch, decode, execute, memory, write- back) and the code given below. All ops are one cycle except LW and SW, which are 1+2 cycles, and branches, which are 1+1 cycles. There is no forwarding. Show the phases of each instruction per clock cycle for one iteration of the loop. Loop: lw x1,0(x2)       addi x1,x1, 1       sw x1,0(x2)       addi x2,x2,4       sub x4,x3,x2       bnz x4,Loop How many clock cycles per loop iteration...
Consider a program having following sequence of instructions, where the syntax consists of an opcode followed...
Consider a program having following sequence of instructions, where the syntax consists of an opcode followed by the destination register followed by one or two source registers: Instruction no Instructions 1 ADD R3, R1, R2 2 LOAD R6, [R3] 3 AND R7, R5, 3 4 ADD R1, R6, R0 5 SUB R2, R1, R6 6 AND R3, R7, 15 7 SUB R5, R3, R4 8 ADD R0, R1, R10 9 LOAD R6, [R5] 10 SRL R7, R0, 8 Assume the...
Microprocessor 8086 material. Choose the correct answer. 1- For a (64K x 8) RAM, the number...
Microprocessor 8086 material. Choose the correct answer. 1- For a (64K x 8) RAM, the number of address lines is: * 17 19 16 15 20 14 18 2-Which of the following instructions requires (BYTE PTR)? * SHR [500H], 3h LDS SI, [1000H] LAHF PUSH [9AAH] ADD AX, [800H] 3-Where are the interrupt vectors located in the microprocessor’s memory? * in the first 64K byte in the first 1K byte in the first 256K byte in the first 1M byte...
1. The memory units that follow are specified by the number of words times the number...
1. The memory units that follow are specified by the number of words times the number of bits per word. How many address lines and input/output data lines are needed in each case? (a) 8K X 16 (b) 2G X 8 (c) 16M X 32 (d) 256K X 64 2. Give the number of bytes stored in each memory unit in question 1. 3. Word number 563 decimal in the memory shown in Fig. 7.3 (see Mano-Ch7.pdf) contains the binary...
AGENDA: PROFIT PLANNING (BUDGETING) Building a master budget. 1. Sales budget 2. Production budget 3. Direct...
AGENDA: PROFIT PLANNING (BUDGETING) Building a master budget. 1. Sales budget 2. Production budget 3. Direct materials budget 4. Direct labor budget 5. Manufacturing overhead budget 6. Ending finished goods inventory budget 7. Selling and administrative expenses budget 8. Cash budget 9. Budgeted income statement 10. Budgeted balance sheet OVERVIEW OF BUDGETING A budget is a detailed plan for acquiring and using financial and other resources over a specified period. Budgeting involves two stages: • Planning: Developing objectives and preparing...
The Boeing Company, headquartered in Chicago, Illinois, is one of the two major producers of aircraft...
The Boeing Company, headquartered in Chicago, Illinois, is one of the two major producers of aircraft in the global market. The other major producer is European Airbus. Boeing produces three models in Everett, Washington: 747s, 767s, and 777s. The planes are all produced in the same building. At any one time, there may be as many as six planes in various stages of production. Obviously the building has to be fairly large to accommodate such a huge undertaking. In fact,...