Question

A microprocessor has an increment memory direct instruction, which adds 1 to the value in memory...

A microprocessor has an increment memory direct instruction, which adds 1 to the value in memory location. The instruction has five stages: fetch opcode (four bus clock cycles); fetch operand address (four bus clock cycles); fetch operand (five bus clock cycles); add 1 to operand (three bus clock cycles) and, store operand (two bus clock cycles). By what amount (in percent) will the duration of the instruction increase if we have to insert four bus wait states in each memory read and memory write operation?

Homework Answers

Answer #1

Given

Fetch opcode : 4 bus cycles - - - - - (a)

fetch operand address : 4 bus cycles - - - - (b)

fetch operand : 5 bus cycles - - - - -(c)

add 1 to operand : 3 bus cycles

store operand : 2 bus cycles   - - - - - -- (d)

Total number of cycles without inserting bus wait states is : 4+4+5+3+2 = 18 states.

Given we have to insert 4 wait states for each read and write operation so , we add 4 cycles to all the above instructions a, b ,c ,d

( don't need to add 4 cycles to operation "add 1 to operand " since it is not memory access operation)

So now total bus cycles is 8+8+9+3+6 = 34 states

Therefore percentage increase is (34 - 18)/18 x100 = 88.888%

Know the answer?
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Not the answer you're looking for?
Ask your own homework help question
Similar Questions
A microprocessor has an increment memory direct instruction, which adds 1 to the value in memory...
A microprocessor has an increment memory direct instruction, which adds 1 to the value in memory location. The instruction has five stages: fetch opcode (four bus clock cycles); fetch operand address (four bus clock cycles); fetch operand (five bus clock cycles); add 1 to operand (three bus clock cycles) and, store operand (two bus clock cycles). How many bus clock cycles are required to execute the instruction
Microprocessor 8086 material. Choose the correct answer. 1-A normal memory write bus cycle of 8086Mp takes...
Microprocessor 8086 material. Choose the correct answer. 1-A normal memory write bus cycle of 8086Mp takes _ clock cycles. * 4 5 6 2 3 2-Reading a word from the memory in one memory read cycle is possible if the required memory address is: * in the stack odd even in the data segment 3-To test bit 0 and bit 4 of (AX) in one step using TEST instruction, the destination and source must be: * AX, 10h AX, 12h...
Suppose a 32-bit microprocessor has a 16-bit data bus running on a 12 MHz clock. A....
Suppose a 32-bit microprocessor has a 16-bit data bus running on a 12 MHz clock. A. If the minimum duration of a bus cycle is 6 clock cycles, what is the maximum data transfer rate? B. If the memory in A needs to wait 2 clock cycles for each data access, what is the maximum data transfer rate? C. How does the maximum data transfer rate change when the frequency of the bus is doubled to improve performance in A?...
For questions 3-4, provide the full MARIE RTN (register transfer notation) for these new MARIE operations....
For questions 3-4, provide the full MARIE RTN (register transfer notation) for these new MARIE operations. Your answer should include the fetch, decode, operand fetch (if necessary), execution and store result (if necessary) stages. When you see X in these instructions, this is a main memory address (the last 12 bits of the 16-bit instruction) – refer to this as IR[11..0] and not X in your RTN. 3) AutoIncrLoad X – the autoincrement addressing mode is used to access a...
Microprocessor 8086 material. Choose the correct answer. 1- For a (64K x 8) RAM, the number...
Microprocessor 8086 material. Choose the correct answer. 1- For a (64K x 8) RAM, the number of address lines is: * 17 19 16 15 20 14 18 2-Which of the following instructions requires (BYTE PTR)? * SHR [500H], 3h LDS SI, [1000H] LAHF PUSH [9AAH] ADD AX, [800H] 3-Where are the interrupt vectors located in the microprocessor’s memory? * in the first 64K byte in the first 1K byte in the first 256K byte in the first 1M byte...
1. The memory units that follow are specified by the number of words times the number...
1. The memory units that follow are specified by the number of words times the number of bits per word. How many address lines and input/output data lines are needed in each case? (a) 8K X 16 (b) 2G X 8 (c) 16M X 32 (d) 256K X 64 2. Give the number of bytes stored in each memory unit in question 1. 3. Word number 563 decimal in the memory shown in Fig. 7.3 (see Mano-Ch7.pdf) contains the binary...
Please read the article and answear about questions. Determining the Value of the Business After you...
Please read the article and answear about questions. Determining the Value of the Business After you have completed a thorough and exacting investigation, you need to analyze all the infor- mation you have gathered. This is the time to consult with your business, financial, and legal advis- ers to arrive at an estimate of the value of the business. Outside advisers are impartial and are more likely to see the bad things about the business than are you. You should...
Delta airlines case study Global strategy. Describe the current global strategy and provide evidence about how...
Delta airlines case study Global strategy. Describe the current global strategy and provide evidence about how the firms resources incompetencies support the given pressures regarding costs and local responsiveness. Describe entry modes have they usually used, and whether they are appropriate for the given strategy. Any key issues in their global strategy? casestudy: Atlanta, June 17, 2014. Sea of Delta employees and their families swarmed between food trucks, amusement park booths, and entertainment venues that were scattered throughout what would...
ADVERTISEMENT
Need Online Homework Help?

Get Answers For Free
Most questions answered within 1 hours.

Ask a Question
ADVERTISEMENT