Question

Microprocessor 8086 material. Choose the correct answer. 1-A normal memory write bus cycle of 8086Mp takes...

Microprocessor 8086 material.

Choose the correct answer.

1-A normal memory write bus cycle of 8086Mp takes _ clock cycles. *
4
5
6
2
3

2-Reading a word from the memory in one memory read cycle is possible if the required memory address is: *
in the stack
odd
even
in the data segment

3-To test bit 0 and bit 4 of (AX) in one step using TEST instruction, the destination and source must be: *
AX, 10h
AX, 12h
AX, AX
AX, 11h
AX, 0Ah
AX, 5h

Homework Answers

Answer #1

Answering the first Question i.e 1.

Correct Answer :

4

Reason :

  1. In 8086, the write cycle is divided the four cycles of operations to get the write operation done.
  2. At first, read the instruction from the memory into the instruction registers.
  3. In the next stage, the instruction is decoded in the operation to get where the write operation is needed to be performed,
  4. In the third share, the write operation is done on the select part of memory or the output device.
  5. In the last stage, the result is stored and committed in memory.
Know the answer?
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Not the answer you're looking for?
Ask your own homework help question
Similar Questions
Microprocessor 8086 material. Choose the correct answer. 1- For a (64K x 8) RAM, the number...
Microprocessor 8086 material. Choose the correct answer. 1- For a (64K x 8) RAM, the number of address lines is: * 17 19 16 15 20 14 18 2-Which of the following instructions requires (BYTE PTR)? * SHR [500H], 3h LDS SI, [1000H] LAHF PUSH [9AAH] ADD AX, [800H] 3-Where are the interrupt vectors located in the microprocessor’s memory? * in the first 64K byte in the first 1K byte in the first 256K byte in the first 1M byte...
A microprocessor has an increment memory direct instruction, which adds 1 to the value in memory...
A microprocessor has an increment memory direct instruction, which adds 1 to the value in memory location. The instruction has five stages: fetch opcode (four bus clock cycles); fetch operand address (four bus clock cycles); fetch operand (five bus clock cycles); add 1 to operand (three bus clock cycles) and, store operand (two bus clock cycles). By what amount (in percent) will the duration of the instruction increase if we have to insert four bus wait states in each memory...
1. Given a Memory Bus interface from processor to DRAM main memory that takes the following...
1. Given a Memory Bus interface from processor to DRAM main memory that takes the following number of cycles. 3 memory bus clock cycle to send the address 20 memory bus clock cycles for each DRAM access initiated 1 memory bus clock cycle to send a word of data Sought: find the number of clock cycles required to transfer a complete block of 4 words from memory to the cache, for each of the following designs Part 1: the interface...
1. The memory units that follow are specified by the number of words times the number...
1. The memory units that follow are specified by the number of words times the number of bits per word. How many address lines and input/output data lines are needed in each case? (a) 8K X 16 (b) 2G X 8 (c) 16M X 32 (d) 256K X 64 2. Give the number of bytes stored in each memory unit in question 1. 3. Word number 563 decimal in the memory shown in Fig. 7.3 (see Mano-Ch7.pdf) contains the binary...