Question

Supposetheregisters4and5containthebit patterns 3C and C8, respectively. What bit pattern is left in register 0 after executing...

Supposetheregisters4and5containthebit patterns 3C and C8, respectively. What bit pattern is left in register 0 after executing each of the following instructions:
5045
7045
8045
9045

Homework Answers

Answer #1

Thank You for the Question

5045 = This indicates that values of registers 4 and 5 are added as two's complements and the result is stored in Register 0. The result of Register 0 after this operation is :

00111010

+11001000

= 00000010 with overflow = 1

Hence, the hexadecimal result stored in Register 0 is 02

7045 = This indicates that values of registers 4 and 5 are added as two floating point values and the result stored in register 0. The value of Register 4 = 3A is 01.

8 RST AND the bit patterns in registers 4 and 5 and place the result in register R.

8045 would cause the result of ANDing the contents of registers 4 and 5 to be placed in register 0.

9 RST EXCLUSIVE OR the bit patterns in registers 4 and 5 and place the result in register.

#NOTE

This Question is solved point to point precisely and if any query please let me know in the comment section.

Know the answer?
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Not the answer you're looking for?
Ask your own homework help question
Similar Questions
1. Enter the integer value of the $v0 register after executing  the following intstruction, given the register...
1. Enter the integer value of the $v0 register after executing  the following intstruction, given the register values $zero = 0, $t7 = 109 : sll $v0, $t7,3 2. Enter the integer value of the $v0 register after executing the following instruction, given the register values $t2 = 30 : addiu $v0, $t2, 14648
I. What value will be in register r2 after execution of the following instructions? Show your...
I. What value will be in register r2 after execution of the following instructions? Show your work with the register values after executing each instruction. MOV r2, #0x0 LDR r1, =0xCF MOVS r1, r1, LSR #1 ADC r2, r2, #0 MOVS r1, r1, LSR #1 ADC r2, r2, #0 II. Assume a 32 bit register holds a data of four bytes as B3B2B1B0. Write a sequence of ARM instruction that takes this data as input and swaps the bytes 0...
3.  What is the bit pattern represented by the hexidecimal notation 6E? Answer format: two 4-bit patterns....
3.  What is the bit pattern represented by the hexidecimal notation 6E? Answer format: two 4-bit patterns. Include all leading and trailing zeros. (e.g., 1010 1010) 4.Express the following bit pattern in Hexedecimal notation: 1111 0010 1000 Answer format: for each 4-bit pattern, enter a single character. Can be either a capital letter or a digit. (e.g., AB9) 5. Suppose that a color digital photo has 512 pixels per row and 512 pixels per column, and that each pixel requires two...
Example the Pep/9 system contains the following four hexadecimal values register A: 25B6 register X: AE20...
Example the Pep/9 system contains the following four hexadecimal values register A: 25B6 register X: AE20 Mem[091D]: 0FF0 Mem[0A71]: 301D If these are the values before each of the following instructions executes, indicate which of these values is changed when each statement is executed, and show the new value. If a register or a memory location shown above is unchanged by the instruction, don't show its contents; only show the item that changed and what the new 16-bit value of...
What values are in the status register after the operation 1000 + 1111 for a 4-bit...
What values are in the status register after the operation 1000 + 1111 for a 4-bit ALU? ("+" means addition) Z:   V:   C:   N:
High-level computer languages are created to be understood by humans. As a result, the keywords and...
High-level computer languages are created to be understood by humans. As a result, the keywords and the commands of these languages are easy to understand. Machine languages are harder to understand and operate. For this assignment, you should assume that the memory cells at addresses F0 to F9 are in the machine described here: Op-Code Operand Description 1 RXY LOAD the register R with the bit pattern found in the memory cell whose address is XY 2 RXY LOAD the...
14.5. Give the name of the bit, the name of the register that it is in,...
14.5. Give the name of the bit, the name of the register that it is in, the register's address, which bit, and the default or reset state of the bit for each of the following: a-What bit indicates that the timer has overflowed? b-What bit enables the timer overflow interrupts? c-What bits are used to prescale the timer clock?
What bit patterns are represented by the following hexadecimal notations?
What bit patterns are represented by the following hexadecimal notations?
III. After execution of the following instructions what value will be in register r0? LDR                ...
III. After execution of the following instructions what value will be in register r0? LDR                 r12, =0xA4000000 LDR                 r0, =0x75 LDR                 r1, =0xD2 LDR                 r2, =0x9C LDR                 r5, =0xC STMDB           r12!, {r0-r2, r5} LDR                 r0, [r12, #8] SUB                 r0, #0x77 IV. Assume that the variables f, g, h, i, and j are assigned to registers r0, r1, r2, r3, and r4, respectively. Assume that the base address of the arrays A and...
VII. After execution of the following instructions what value will be in register r2? Trace the...
VII. After execution of the following instructions what value will be in register r2? Trace the program and write the value of the registers at each line to receive full credit. LDR r12, =0xA4000000 LDR r0, =0x2D STR r0, [r12, #-4]! LDR r0, =0x5E STR r0, [r12, #-4]! LDR r0, =0xD5 STR r0, [r12, #-4]! LDMIA r12!, {r0-r2} SUB r2, #0x68 VIII. Write a simple ARM assembly program to divide a 32 bit positive number stored in r0 by a...