Question

14.5. Give the name of the bit, the name of the register that it is in,...

14.5. Give the name of the bit, the name of the register that it is in, the register's address, which bit, and the default or reset state of the bit for each of the following:

a-What bit indicates that the timer has overflowed?

b-What bit enables the timer overflow interrupts?

c-What bits are used to prescale the timer clock?

Homework Answers

Answer #1

IN 8051 microcontroller, There are 3 Timers out of which 2 are internal timers, let it be T0 and T1

these are 16 bit timer and can be used as counters as well, the overflow of timers is indicated in Timer Control Register(TCON).

TCON is a 8-bit register,upper bits are responsible for timers or counters and lower bits are responsible for interrupts.

the TCON register contents are TF1 | TR1 | TF0 | IE1 | IT1 | IE0 | IT0

TF1 and TF0 represents timer overflow flags for T1 and T0 respectively,

when the timer (Tx) changes from all 1's to 0, TFx will be set to 1

Prescaling of timer clock will be done by Prescaler. Prescaler is a electronic device used to reduce high frequency signal to low frequency signal using division(with integers), it helps user to have a specific frequency as desired.

Know the answer?
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Not the answer you're looking for?
Ask your own homework help question
Similar Questions
F)The TCNT register is receiving an 8 MHz clock, If you are using an output compare...
F)The TCNT register is receiving an 8 MHz clock, If you are using an output compare with interrupts to delay 5.8 ms, can this be done without multiple interrupts? G) Consider a 12bit timer subsystem similar to the HCS12’s. Assume that it has a 1 MHz clock. What is the interval between timer overflows? H)For the same timer system described earlier (12 bits), what value should be loaded into the output compare register to create a delay of 100 microseconds?...
QUESTION 1 How many possible states can be represented by a 5-bit state register? QUESTION 2...
QUESTION 1 How many possible states can be represented by a 5-bit state register? QUESTION 2 When a clock signal changes from 1 to 0, this is referred to as the... Period Falling edge Rising edge Frequency QUESTION 3 What is the minimum number of bits required in order for a state register to represent an FSM with 24 states? 0.5 points    QUESTION 4 What is the clock period for a clock with a frequency of 16 MHz? Note:...
QUESTION 1 During a single clock tick, how many 64-bit values can be written to an...
QUESTION 1 During a single clock tick, how many 64-bit values can be written to an input of a register file with 8 64-bit registers (i.e. an 8x64 register file)? QUESTION 2 Suppose you are designing a processor that contains a register file with 32 32-bit registers (i.e. a 32x32 register file). What is the minimum number of bits required in order to select which register is being written to? QUESTION 3 If the decimal value, 30, is shifted to...
Design a 6-bit, shift-right register with D flip flops, and use it to implement a circuit...
Design a 6-bit, shift-right register with D flip flops, and use it to implement a circuit that detects the sequence “010010” (the rightmost bit is the first arriving). Information shifts one position right when a positiv edge of clk occurs The circuit has the following inputs and outputs (use exactly these names for inputs and outputs. Respect upper and lower case): clk: Input. Clock signal. RST: Reset signal. When RST = 1 flip flops are reset to 0. IN: Data...
1a) A memory unit has 28-bit address lines and 64-bit input/output data lines. How many bytes...
1a) A memory unit has 28-bit address lines and 64-bit input/output data lines. How many bytes of data can this memory hold? How many words does it contain, and how large is each word? b) A memory unit consists of 32M words of 16-bit each. How many bits wide address lines and input-output data lines are needed to access this memory? c) A memory unit consists of 512K bytes of data. How many bits wide address lines are needed to...
A computer system has 16 processing registers R0,···,R15, where each register has 32-bit storage capacity. The...
A computer system has 16 processing registers R0,···,R15, where each register has 32-bit storage capacity. The computer system uses a common bus system for data transfer between registers, memory and ALU. Answer the following questions if common bus is designed using multiplexers Size of each MUX needed for the design Number of MUXs needed Size of the bus (in bits)
2. Suppose that a sender and a receiver exchange data via UART with following configuration: Baud...
2. Suppose that a sender and a receiver exchange data via UART with following configuration: Baud rate = 115200 bits/s 1 start bit, 2 stop bits, 8 data bits, 1 parity bit 16 clock periods used for sampling 1 bit Answer the following questions: (a) What is the required clock frequency? (b) Suppose a 48 MHz clock. What is a suitable division factor to generate the needed clock in sub-question (a)? (c) How long does it take to transfer 10...
A 24-bit timer is being used in capture mode to measure the period of an input...
A 24-bit timer is being used in capture mode to measure the period of an input waveform. The following ISR places the measured period into a global variable. When the period of the input waveform decreases below 20 ?s, you notice occasional erroneous period measurements that are too large. a) [15 pts] What is the most likely cause of these errors? How much do you expect an erroneous measurement to deviate from the actual period? Assume the ISR execution time...
Example the Pep/9 system contains the following four hexadecimal values register A: 25B6 register X: AE20...
Example the Pep/9 system contains the following four hexadecimal values register A: 25B6 register X: AE20 Mem[091D]: 0FF0 Mem[0A71]: 301D If these are the values before each of the following instructions executes, indicate which of these values is changed when each statement is executed, and show the new value. If a register or a memory location shown above is unchanged by the instruction, don't show its contents; only show the item that changed and what the new 16-bit value of...
Suppose a 32-bit microprocessor has a 16-bit data bus running on a 12 MHz clock. A....
Suppose a 32-bit microprocessor has a 16-bit data bus running on a 12 MHz clock. A. If the minimum duration of a bus cycle is 6 clock cycles, what is the maximum data transfer rate? B. If the memory in A needs to wait 2 clock cycles for each data access, what is the maximum data transfer rate? C. How does the maximum data transfer rate change when the frequency of the bus is doubled to improve performance in A?...
ADVERTISEMENT
Need Online Homework Help?

Get Answers For Free
Most questions answered within 1 hours.

Ask a Question
ADVERTISEMENT