Question

A RAM chip stores 1 bytes in every memory location. Each memory location also has a...

A RAM chip stores 1 bytes in every memory location. Each memory location also has a 10 bit address used to select it. What is the capacity of this RAM chip?

Homework Answers

Answer #1

Hope this will help you. If you have any doubt please let me know.

Please go through all the details.

If you have any doubts in this please feel free to ask.

Answer: 1024 bytes or 1KB

Explanation:

Over here we have given RAM chip which stores 1 byte in every location.

In binary we know with 1 bit we can refer to 2 addresses either 0 or 1.

Using 2 bit we can address up to 4 location (2^2=4) 00, 01, 10, 11.

Using 3 bit we can address up to 8 location (2^3=8)000,001,010,011,100,101,110,111

Hence over here we have given memory location uses 10 bits address hence we can address up to 2^10 location

2^10=1024 memory address (location)

Now each location holds a 1 byte of data

Hence the capacity of RAM =Number of location*size of location=1024*1 byte=1024 byte

1024 bytes equivallent to 1KB.

Know the answer?
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Not the answer you're looking for?
Ask your own homework help question
Similar Questions
1. The memory units that follow are specified by the number of words times the number...
1. The memory units that follow are specified by the number of words times the number of bits per word. How many address lines and input/output data lines are needed in each case? (a) 8K X 16 (b) 2G X 8 (c) 16M X 32 (d) 256K X 64 2. Give the number of bytes stored in each memory unit in question 1. 3. Word number 563 decimal in the memory shown in Fig. 7.3 (see Mano-Ch7.pdf) contains the binary...
1,Check all that apply Which pins are inputs of a memory (chip)? Check the inputs. A,...
1,Check all that apply Which pins are inputs of a memory (chip)? Check the inputs. A, Address Bus B, Write Data control line (WD bar) C, Read Data control line (RD bar) D, Data Bus 2,Fill in multiple blanks. The memory can bee seen as a one-dimension_________of _____________ . 3,Fill in multiple blanks. 1) If the memory size is_________bytes, then the address must be a 16-bit number. 2) If the memory size is 16,384 bytes, then the address must be...
3. How to allocate the function of RAM in MCS-51? How to select one group in...
3. How to allocate the function of RAM in MCS-51? How to select one group in the four work registers as the current group? What is the byte address range of bit-addressable region? 5. 8031 has four 8-bit parallel ports, if it is applied practically as 8-bit I/O port, which port of P0-P3 should be used in transmission? How to generate 16-bit address? 8. How does MCS-51 allocate the clock cycle, machine cycle and instruction cycle? When the oscillator frequency...
Recall that performing a read from a dynamic RAM (DRAM) requires that the chip precharge before...
Recall that performing a read from a dynamic RAM (DRAM) requires that the chip precharge before it can supply the requested data. Assume that the precharge takes 10ns and it takes 15ns to output the requested data in response to a read operation or to store the input data for a write operation. Also recall that our MIPS pipeline system employs a Harvard Architecture, transfers 32 bits at a time between the CPU and memory, and each pipeline stage consumes...
1a) A memory unit has 28-bit address lines and 64-bit input/output data lines. How many bytes...
1a) A memory unit has 28-bit address lines and 64-bit input/output data lines. How many bytes of data can this memory hold? How many words does it contain, and how large is each word? b) A memory unit consists of 32M words of 16-bit each. How many bits wide address lines and input-output data lines are needed to access this memory? c) A memory unit consists of 512K bytes of data. How many bits wide address lines are needed to...
Memory organization: For a memory consisting of 32 modules, each with a capacity of 1M x8...
Memory organization: For a memory consisting of 32 modules, each with a capacity of 1M x8 bits (here a basic memory storage unit is a byte or 8 bits), how many bits are needed to represent each address that is uniquely associated with each basic storage unit? For this memory system, if high-order interleaving is used, what is the address structure (i.e., what bits are used to select the chip and what bits are used to identify the offset within...
In a hypothetical system with 1024 bytes of main memory, 128 bytes of cache, blocks of...
In a hypothetical system with 1024 bytes of main memory, 128 bytes of cache, blocks of 32-byte size, with direct-map (S = 1) placement policy and LRU replacement policy, answer each of the following questions: Determine the address fields for index, tag and block offset in the memory address. How many sets are there in the cache? How many blocks in the main memory are mapped to the same set of blocks in cache? If associative (parallel) comparison is to...
A 128K X 32 RAM chip uses coincident decoding by splitting the internal decoder into row...
A 128K X 32 RAM chip uses coincident decoding by splitting the internal decoder into row select and column select. (a) Assuming that the RAM cell array is square, what is the size of each decoder? (b) Determine the row and column selection lines that are enabled when the input address is 0x39ABCD. (c) Why is "squareness" a good assumption?
3.8 Consider a 1024B memory bank composed of two 512B memory modules: one for the low...
3.8 Consider a 1024B memory bank composed of two 512B memory modules: one for the low byte and one for the high byte. A signal from the microprocessor, R/W’ is used to distinguish between a memory read and a memory write. The address bus from the microprocessor is 16-bit wide. a. Determine the address lines that will be connected to each of the memory modules. b. Determine the address lines that should be used to enable the chip select, an...
Suppose a computer using direct mapped cache has 224 bytes of byte-addressable main memory, and a...
Suppose a computer using direct mapped cache has 224 bytes of byte-addressable main memory, and a cache of 128 blocks, where each cache block contains 8 bytes. For four-way set associative cache, to which block of cache the address 0x1895BA maps? Group of answer choices Block 70 Block 16 Block 23 Not enough information