Question

Memory organization: For a memory consisting of 32 modules, each with a capacity of 1M x8...

  1. Memory organization:
    1. For a memory consisting of 32 modules, each with a capacity of 1M x8 bits (here a basic memory storage unit is a byte or 8 bits), how many bits are needed to represent each address that is uniquely associated with each basic storage unit?
    2. For this memory system, if high-order interleaving is used, what is the address structure (i.e., what bits are used to select the chip and what bits are used to identify the offset within the chip.)
    3. For the same memory system, what is the address structure if low-order interleaving used?
Engineering   Electrical-Engineering   
0 0
Add a commentTranscribed image text
Next >

Homework Answers

Answer #1

Once only one output will be high in the address decoder so only one storage unitunit will be selected and only one location will be accessed in that way memory location are accessed in this memory chip

0 0
Know the answer?
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Log In

Sign Up

Not the answer you're looking for?
Ask your own homework help question
Similar Questions
3.8 Consider a 1024B memory bank composed of two 512B memory modules: one for the low...
3.8 Consider a 1024B memory bank composed of two 512B memory modules: one for the low byte and one for the high byte. A signal from the microprocessor, R/W’ is used to distinguish between a memory read and a memory write. The address bus from the microprocessor is 16-bit wide. a. Determine the address lines that will be connected to each of the memory modules. b. Determine the address lines that should be used to enable the chip select, an...
A RAM chip stores 1 bytes in every memory location. Each memory location also has a...
A RAM chip stores 1 bytes in every memory location. Each memory location also has a 10 bit address used to select it. What is the capacity of this RAM chip?
A computer system has 16 processing registers R0,···,R15, where each register has 32-bit storage capacity. The...
A computer system has 16 processing registers R0,···,R15, where each register has 32-bit storage capacity. The computer system uses a common bus system for data transfer between registers, memory and ALU. Answer the following questions if common bus is designed using multiplexers Size of each MUX needed for the design Number of MUXs needed Size of the bus (in bits)
In a hypothetical system with 1024 bytes of main memory, 128 bytes of cache, blocks of...
In a hypothetical system with 1024 bytes of main memory, 128 bytes of cache, blocks of 32-byte size, with direct-map (S = 1) placement policy and LRU replacement policy, answer each of the following questions: Determine the address fields for index, tag and block offset in the memory address. How many sets are there in the cache? How many blocks in the main memory are mapped to the same set of blocks in cache? If associative (parallel) comparison is to...
In a hypothetical system with 1024 bytes of main memory, 128 bytes of cache, blocks of...
In a hypothetical system with 1024 bytes of main memory, 128 bytes of cache, blocks of 32-byte size, with direct-map (S = 2) placement policy and LRU replacement policy, answer each of the following questions: Determine the address fields for index, tag and block offset in the memory address. How many sets are there in the cache? How many blocks in the main memory are mapped to the same set of blocks in cache? If associative (parallel) comparison is to...
1. The memory units that follow are specified by the number of words times the number...
1. The memory units that follow are specified by the number of words times the number of bits per word. How many address lines and input/output data lines are needed in each case? (a) 8K X 16 (b) 2G X 8 (c) 16M X 32 (d) 256K X 64 2. Give the number of bytes stored in each memory unit in question 1. 3. Word number 563 decimal in the memory shown in Fig. 7.3 (see Mano-Ch7.pdf) contains the binary...
Recall that performing a read from a dynamic RAM (DRAM) requires that the chip precharge before...
Recall that performing a read from a dynamic RAM (DRAM) requires that the chip precharge before it can supply the requested data. Assume that the precharge takes 10ns and it takes 15ns to output the requested data in response to a read operation or to store the input data for a write operation. Also recall that our MIPS pipeline system employs a Harvard Architecture, transfers 32 bits at a time between the CPU and memory, and each pipeline stage consumes...
QUESTION 1 Which of the following best exemplifies offshoring? A. A U.S. company employs foreign nationals...
QUESTION 1 Which of the following best exemplifies offshoring? A. A U.S. company employs foreign nationals at its U.S. based headquarters. B. A U.S. company translates novels originally written in foreign languages into English for distribution in the U.S. market. C. A U.S. company starts a chain of fusion restaurants to cater to the American public’s evolving palates. D. A U.S. company purchases footwear made in Europe to distribute to retailers in the United States. E. A U.S. company that...
Urban Elite Cosmetics has used a traditional cost accounting system to apply quality-control costs uniformly to...
Urban Elite Cosmetics has used a traditional cost accounting system to apply quality-control costs uniformly to all products at a rate of 18 percent of direct-labor cost. Monthly direct-labor cost for Satin Sheen makeup is $111,000. In an attempt to more equitably distribute quality-control costs, management is considering activity-based costing. The monthly data shown in the following chart have been gathered for Satin Sheen makeup. Activity Cost Pool Cost Driver Pool Rates Quantity of Driver for Satin Sheen Incoming material...
52. BMR stands for basic memory retention basal metabolic rate bregmatic myofascial release none of these...
52. BMR stands for basic memory retention basal metabolic rate bregmatic myofascial release none of these 53. The primary (not initial) fuel during endurance exercise is liver glycogen muscle glycogen fatty acids none of these 54. The human body consists of chemicals cells tissues none of these all of these 55. The main purpose of the digestive system is the breakdown of foods and waste elimination to supply oxygen and eliminate carbon dioxide reproduction and maintenance of sexual characteristics none...
ADVERTISEMENT
Need Online Homework Help?

Get Answers For Free
Most questions answered within 1 hours.

Ask a Question
ADVERTISEMENT