Question

The memory for a certain computer consists of 4 Mbytes of RAM. This is to be...

The memory for a certain computer consists of 4 Mbytes of RAM. This is to be made up from 256 K by 4 bits RAM chips.

(a) What is the number of RAM chips are needed in total?


(b) What is the number of address bits that must be fed to an address decoder for this system?

Homework Answers

Answer #1

a. we know

2^8  = 256
2^10 = 1024 = 1 KB
2^20 = 1 MB
2^30 = 1 GB
2^32 = 4,294,967,296 = 4 GB = 2^22

256 x 4 bits is the capacity of a chip which means there are 256 rows in the ram with 4 bits in each row (1 nibble).

256 x 1024 x 8 bits = 256KB

1M = 1024k hence size of new ram

So size of 4M = (4*1024k *8)

So number of chips required   = (4*1024*8)/(256*4) = 32

b. Memory needs to address each word.A word is 4 bytes . Also 1 chip 4 bits and for byte (8 bits) now we just have to know the size of decoder and since there's 4 RAMs we should connect each one with a wire , and we can differntiate between those RAMS 2^5 = 32 , then all we need is 5 bits to differintaie , so the decoder should be 5*32.

Now you need log2(n) bits to address n bytes.hence you need 20 bits to address every byte in a megabyte

1MB = 2^22 hence we need 22 bits address for a 4MB memory.

Know the answer?
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Not the answer you're looking for?
Ask your own homework help question
Similar Questions
1. The memory units that follow are specified by the number of words times the number...
1. The memory units that follow are specified by the number of words times the number of bits per word. How many address lines and input/output data lines are needed in each case? (a) 8K X 16 (b) 2G X 8 (c) 16M X 32 (d) 256K X 64 2. Give the number of bytes stored in each memory unit in question 1. 3. Word number 563 decimal in the memory shown in Fig. 7.3 (see Mano-Ch7.pdf) contains the binary...
Recall that performing a read from a dynamic RAM (DRAM) requires that the chip precharge before...
Recall that performing a read from a dynamic RAM (DRAM) requires that the chip precharge before it can supply the requested data. Assume that the precharge takes 10ns and it takes 15ns to output the requested data in response to a read operation or to store the input data for a write operation. Also recall that our MIPS pipeline system employs a Harvard Architecture, transfers 32 bits at a time between the CPU and memory, and each pipeline stage consumes...
Microprocessor 8086 material. Choose the correct answer. 1- For a (64K x 8) RAM, the number...
Microprocessor 8086 material. Choose the correct answer. 1- For a (64K x 8) RAM, the number of address lines is: * 17 19 16 15 20 14 18 2-Which of the following instructions requires (BYTE PTR)? * SHR [500H], 3h LDS SI, [1000H] LAHF PUSH [9AAH] ADD AX, [800H] 3-Where are the interrupt vectors located in the microprocessor’s memory? * in the first 64K byte in the first 1K byte in the first 256K byte in the first 1M byte...
A certain brand of memory chip is likely to be defective with probability p = 1/10....
A certain brand of memory chip is likely to be defective with probability p = 1/10. Let X be the number of defective chips among n = 100 chips selected at random. (a) (4 points) Find P(6 ≤ X ≤ 17) exactly. (Note: You only need to provide a formal expression using the probability mass function in this part, as the numerical value is beyond the range of the table.) (b) (4 points) Find P(6 ≤ X ≤ 17) using...
A certain 64-bit interfacing DRAM has 4-way address interleaving with four memory banks M0, M1, M2...
A certain 64-bit interfacing DRAM has 4-way address interleaving with four memory banks M0, M1, M2 and M3 (where M0 is the first bank). Determine the bank to which each of the following addresses is assigned: (a) 764733h (b) 215ACDh
1.) Perform the following multiplication using Booth’s algorithm: (You will receive full credit only if you...
1.) Perform the following multiplication using Booth’s algorithm: (You will receive full credit only if you show all your work)      13 x -13 (a) 27/4 Using paper pencil approach and (b) simulate how a machine does this job 2.)Perform the following division as directed: (a) 27/4 using non-restoring division algorithm // we need 4 quotient bits. (b) Using Newton-Raphson algorithm find 1/d when d=0.84 // show the results of the first 3 iterations 3.) A real-time computer system has...
A manufacturer of computer memory chips produces chips in lots of 1000. If nothing has gone...
A manufacturer of computer memory chips produces chips in lots of 1000. If nothing has gone wrong in the manufacturing process, at most 5 chips each lot would be defective, but if something does go wrong, there could be far more defective chips. If something goes wrong with a given lot, they discard the entire lot. It would be prohibitively expensive to test every chip in every lot, so they want to make the decision of whether or not to...
Suppose a computer software developer for a certain company purchased a computer system for $55,000 on...
Suppose a computer software developer for a certain company purchased a computer system for $55,000 on April 27, 2017. The computer system is used for business 100% of the time. The accountant for the company elected to take a $30,000 Section 179 deduction, and the asset qualified for a special depreciation allowance. (a) What was the basis for depreciation (in $) of the computer system? (See Table 17-4.) $ (b) What was the amount (in $) of the first year's...
A manufacturer of computer memory chips produces chips in lots of 1000. If nothing has gone...
A manufacturer of computer memory chips produces chips in lots of 1000. If nothing has gone wrong in the manufacturing process, at most 5 chips each lot would be defective, but if something does go wrong, there could be far more defective chips. If something goes wrong with a given lot, they discard the entire lot. It would be prohibitively expensive to test every chip in every lot, so they want to make the decision of whether or not to...
A node in a computer network can be modeled as an M/M/1 queue. The capacity of...
A node in a computer network can be modeled as an M/M/1 queue. The capacity of the line out of the node is 1400 bps, and there are 10 bits per message. Under certain conditions, it is known that an average of 50 messages are stored in the system (storage buffer and output line). Under these same conditions, what is the arrival rate? What is the total average time delay through the system? What is the average number of messages...
ADVERTISEMENT
Need Online Homework Help?

Get Answers For Free
Most questions answered within 1 hours.

Ask a Question
ADVERTISEMENT