Question

1. Assuming 8-bit checksum error detection is adopted for Internet, given raw bits of 100011001011000100111001 to...

1. Assuming 8-bit checksum error detection is adopted for Internet, given raw bits of
100011001011000100111001 to send, what is the checksum calculated from the raw bits.

Homework Answers

Answer #1
  • In 8 bit checksum, the data unit to be transmitted is divided into segments of 8 bits.
  • All the 8 bit segments are added.
  • Additional bits are wrapped and sum is performed again
  • The result of the sum is then complemented using 1’s complement arithmetic.
  • The value obtained is called as checksum.
  • Here the checksum value is 10001000=0x88

Know the answer?
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Not the answer you're looking for?
Ask your own homework help question
Similar Questions
An FCS error detection mechanism is used over a communications link. The message bit sequence is...
An FCS error detection mechanism is used over a communications link. The message bit sequence is 101011. An FCS generator pattern of 1011 is used to generate the FCS sequence. A) How many FCS bits are generated? What are they? What is the transmitted bit sequence? Identify the FCS bits in that sequence. Show details of your work. B)Now suppose the received sequence is 010010111. Was it received correctly? What is the receiver decision and what was the message sequence...
When transmitting bits over a wireless transmission channel, the probability of bit error is p=1/2 (The...
When transmitting bits over a wireless transmission channel, the probability of bit error is p=1/2 (The occurrence of bit errors is independent.) RV X is referred to as the number of errors in bit transmission, S100 is the total number of error bits when sending 100 bits. Find a probability of [40<=S100<=60].
Design an even parity detection circuit. A parity bit is an error checking mechanism. Your circuit...
Design an even parity detection circuit. A parity bit is an error checking mechanism. Your circuit will count the number of 1’s in a stream of bits. If the number of 1’s is even, the circuit turns on an output called Y. Assume a single bit at each cycle – call the input X. Do not use an accumulator or counter. Design the even parity detection circuit using J-K flip-flops. Your answer must include: a. The state diagram. b. The...
When transmitting bits over a wireless transmission channel, the probability of bit error is p=1/2 (The...
When transmitting bits over a wireless transmission channel, the probability of bit error is p=1/2 (The occurrence of bit errors is independent.) RV X is referred to as the number of errors in bit transmission, S10 is the total number of error bits when sending 10 bits. Find E[X], VAR[X], E[S10], and VAR[S10].
Given that the probability of error in the transmission of a bit over a communication channel...
Given that the probability of error in the transmission of a bit over a communication channel is p=10e-4 a) Compute the probability of error in transmitting a block of 1024 bits b) What is the probability of more than three errors in transmitting a block of 1000 bits? c) If a message is not transmitted correctly, a retransmission is initiated. This procedure is repeated until a correct transmission occurs. Such a channel is often called a feedback channel. Assuming that...
(2marks) Consider the following 12-bit numbers below. Assuming they are unsigned, add them to produce a...
(2marks) Consider the following 12-bit numbers below. Assuming they are unsigned, add them to produce a 12-bit sum the same way a computer would. Also, state whether or not an error results using the same method a computer would. 110010001001 011010001101 Repeat the addition and error detection from the previous question, but this time assuming that the numbers are in two’s complement representation. Also: without converting to decimal, but simply by intuition, i.e. looking at the three numbers and applying...
Given a 12-bit IEEE floating point format with 5 exponent bits: Give the hexadecimal representation for...
Given a 12-bit IEEE floating point format with 5 exponent bits: Give the hexadecimal representation for the bit-pattern representing −∞−∞. Give the hexadecimal representation for the bit-patterns representing +0 and -1. Give the decimal value for the floating point number represented by the bit-pattern 0xcb0. Give the decimal value for largest finite positive number which can be represented? Give the decimal value for the non-zero negative floating point number having the smallest magnitude. What are the smallest and largest magnitudes...
A digital signal has four levels. How many bits are needed per level? Draw the digital...
A digital signal has four levels. How many bits are needed per level? Draw the digital signal assume the baud rate is 8 baud per second. Increasing the levels of a signal increases the probability of an error occurring, in other words it reduces the reliability of the system. Why and how can this be resolve? What determines how successful a receiver will be in interpreting an incoming signal? Spectrum of a channel between 5 MHz and 4 MHz; SNRdB...
1. Given variables A and B, each holding an 8-bit unsigned number. Write an assembly program...
1. Given variables A and B, each holding an 8-bit unsigned number. Write an assembly program to find the minimum value and put the result into variable C. Example if A > B then C = B. Assume that all variables are stored in registers. - embedded system -
If we want a margin of error of 1, how large must the sample be? (assuming...
If we want a margin of error of 1, how large must the sample be? (assuming we are still taking a sample from a normal population with standard deviation 8 and using the 98% confidence level)
ADVERTISEMENT
Need Online Homework Help?

Get Answers For Free
Most questions answered within 1 hours.

Ask a Question
ADVERTISEMENT