Question

Assume a 4GB memory: a) What are the lowest and highest addresses if memory is byte-addressable?...

Assume a 4GB memory:
a) What are the lowest and highest addresses if memory is byte-addressable?
b) What are the lowest and highest addresses if memory is word-addressable, assuming a 16-bit word?
c) What are the lowest and highest addresses if memory is word-addressable, assuming a 32-bit word?

Homework Answers

Answer #1

Ans->

4GB memory is equal to 2^32 bytes


a> For Byte addressable, The highest address would be one byte before the end that is 2^32 - 1 and the lowest address is 0.

Lowest address = 0

Highest address = 2^32 - 1

b> For word addressable, assuming a 16 bit word
a word is equal to 16 bits == 2 byte because 8 bits are in a byte. so if we have 2^32 bytes then we only have 2^31 words.
Lowest address = 0
Highest address = 2^31 - 1


c> For word addressable, assuming a 32 bit word
a word is equal to 32 bits == 4 byte because 8 bits are in a byte. so if we have 2^32 bytes then we only have 2^30 words.
Lowest address = 0
Highest address = 2^30 - 1

Know the answer?
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Not the answer you're looking for?
Ask your own homework help question
Similar Questions
Assume a byte-addressable memory has 64K bytes. Blocks are 8 bytes in length and the cache...
Assume a byte-addressable memory has 64K bytes. Blocks are 8 bytes in length and the cache consists of 4K bytes. Show the format for a main memory address assuming a 4-way set associative cache mapping scheme. Include the field names as well as their sizes. A direct-mapped cache consists of 8 blocks. Byte-addressable main memory contains 4K blocks of 8 bytes each. Access time for the cache is 22ns, and the time required to fill a cache slot from main...
Suppose a computer using direct mapped cache has 224 bytes of byte-addressable main memory, and a...
Suppose a computer using direct mapped cache has 224 bytes of byte-addressable main memory, and a cache of 128 blocks, where each cache block contains 8 bytes. For four-way set associative cache, to which block of cache the address 0x1895BA maps? Group of answer choices Block 70 Block 16 Block 23 Not enough information
Consider decimal number 1027. This value is stored as a 16-bit two's complement number into addresses...
Consider decimal number 1027. This value is stored as a 16-bit two's complement number into addresses 124 and 125 on a little endian machine which has an addressable cell size of one byte. What values (in hexadecimal) are in each of these addresses: 124:   125:
13. Calculate the total number of bits required to implement a 1024 KiB direct-mapped cache with...
13. Calculate the total number of bits required to implement a 1024 KiB direct-mapped cache with 10-word blocks. Assume that the cache is byte addressable, and addresses and data words are both 32 bits. (1 KiB = 210 bytes)
What is the size of the MAB for the MSP430? What is the maximum addressable memory...
What is the size of the MAB for the MSP430? What is the maximum addressable memory location with this MAB? Pick another microcontroller and compare it with the MSP430 in terms of architecture, comparing operating voltage, voltage conversions, number of digital I/O pins, pins for PWMA, Flash memory, RAM, clock speed. What do program counter, status register, and stack pointer mean? Where are they kept in the MSP430 microcontroller? What does memory mapped input and output mean?
1. Suppose we have a 32KB direct-mapped data cache with 32-byte blocks. a) Show how a...
1. Suppose we have a 32KB direct-mapped data cache with 32-byte blocks. a) Show how a 32-bit memory address is divided into tag, index and offset. Show clearly how many bits are in each field. b) How many total bits are there in this cache? 2. Suppose we have a 8KB direct-mapped data cache with 64-byte blocks. a) Show how a 32-bit memory address is divided into tag, index and offset. Show clearly how many bits are in each field....
3.8 Consider a 1024B memory bank composed of two 512B memory modules: one for the low...
3.8 Consider a 1024B memory bank composed of two 512B memory modules: one for the low byte and one for the high byte. A signal from the microprocessor, R/W’ is used to distinguish between a memory read and a memory write. The address bus from the microprocessor is 16-bit wide. a. Determine the address lines that will be connected to each of the memory modules. b. Determine the address lines that should be used to enable the chip select, an...
The processor needs to transfer a file of 32768 kilobytes from disk to main memory. The...
The processor needs to transfer a file of 32768 kilobytes from disk to main memory. The memory is byte addressable. The size of the data count register of a DMA controller is 16 bits. What is the minimum number of times the DMA controller needs to get the control of the system bus from the processor to transfer the file from the disk to main memory in the following transfer modes 1.) Cycle stealing mode 2.) Burst Transfer mode
The following data segment starts at memory address 2300h (hexadecimal) .data printString BYTE "Assembly is fun",0...
The following data segment starts at memory address 2300h (hexadecimal) .data printString BYTE "Assembly is fun",0 moreBytes BYTE 48 DUP(0) dateIssued DWORD ? dueDate DWORD ? elapsedTime WORD ? What is the hexadecimal address of dueDate? 2310h 2344h 2340h 2368h Please explain the answer, I thought the answer was 2368h
1a) A memory unit has 28-bit address lines and 64-bit input/output data lines. How many bytes...
1a) A memory unit has 28-bit address lines and 64-bit input/output data lines. How many bytes of data can this memory hold? How many words does it contain, and how large is each word? b) A memory unit consists of 32M words of 16-bit each. How many bits wide address lines and input-output data lines are needed to access this memory? c) A memory unit consists of 512K bytes of data. How many bits wide address lines are needed to...