Question

The processor needs to transfer a file of 32768 kilobytes from disk to main memory. The...

The processor needs to transfer a file of 32768 kilobytes from disk to main memory. The memory is byte addressable. The size of the data count register of a DMA controller is 16 bits. What is the minimum number of times the DMA controller needs to get the control of the system bus from the processor to transfer the file from the disk to main memory in the following transfer modes

1.) Cycle stealing mode

2.) Burst Transfer mode

Homework Answers

Answer #1

1, Cycle stealing mode: Here one block of data is transferred and then control is returned to CPU

Size of data count register of the DMA controller = 16 bits
Data that can be transferred in one go = 216 bytes = 64 kilobytes
File size to be transferred = 32768 kilobytes
So, number of times the DMA controller needs to get the control of the system bus from the processor to transfer the file from the disk to main memory = ceil(32768 /64) = 512

2. Burst Transfer mode: Here number of blocks of data are transferred continuously before returning control to CPU until whole data is transferred.
Data that can be transferred in one go = 32768 kilobytes
File size to be transferred = 32768 kilobytes
So, number of times the DMA controller needs to get the control of the system bus from the processor to transfer the file from the disk to main memory = ceil(32768 /32768 ) = 1

Know the answer?
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Not the answer you're looking for?
Ask your own homework help question
Similar Questions
The DMA and the CPU share the memory bus; the DMA has priority over the CPU...
The DMA and the CPU share the memory bus; the DMA has priority over the CPU for control of the bus. Suppose the DMA controller is transferring characters to main memory from an external device transmitting at 9000 bits per second (bps). The CPU can fetch instructions at the rate of 1 billion instructions per second (109 ∗ 8 bps). By what percentage would the processor be slowed down due to DMA activity.
1. Given a Memory Bus interface from processor to DRAM main memory that takes the following...
1. Given a Memory Bus interface from processor to DRAM main memory that takes the following number of cycles. 3 memory bus clock cycle to send the address 20 memory bus clock cycles for each DRAM access initiated 1 memory bus clock cycle to send a word of data Sought: find the number of clock cycles required to transfer a complete block of 4 words from memory to the cache, for each of the following designs Part 1: the interface...
A CPU is trying to transfer 16 KB of data in burst mode from its memory...
A CPU is trying to transfer 16 KB of data in burst mode from its memory to the external memory through a 32-bit bus. Compute the time required for the transfer, if the clock cycles per burst is 2 and the number of bursts for the entire transfer is 16. Assume the bus runs at 10 MHz and has an overhead of 32 clock cycles. How much data can be burst transferred from the external memory in 5 ms?
In a general purpose computer system the CPU, the main memory and the cache may be...
In a general purpose computer system the CPU, the main memory and the cache may be interconnected via one or more shared system bus(es). However, the secondary storage units (eg. Hard disk) will only be connected to the system bus through an I/O controller. The following are three statements regarding the requirement for an I/O controller (i) The response times of I/O devices are very much slower than that of main memory and hence direct interfacing is impossible. (ii) It...
1. A mechanism by which other modules, such as I/O and memory, may interrupt the normal...
1. A mechanism by which other modules, such as I/O and memory, may interrupt the normal sequencing of the processor is called (A) Communication (B) Trap (C) Interrupt (D) I/O (E) None of the above 2. A mode of operation that provides for the interleaved execution of two or more computer programs by a single processor is called (A) Interrupt (B) Multi-programming (C) Multi-tasking (D) Multi-threading (E) None of the above 3. Which of the following is a memory location...
ADVERTISEMENT
Need Online Homework Help?

Get Answers For Free
Most questions answered within 1 hours.

Ask a Question
ADVERTISEMENT