Question

Design a signal conditioning circuit (SCC) to be interfaced between a MCP9700/9700A and the A/D of...

Design a signal conditioning circuit (SCC) to be interfaced between a MCP9700/9700A and the A/D of a microcontroller. The temperature sensor range to be measured is -5◦ to +30◦C, and the range of the A/D converter is from 0 to 5V.

Homework Answers

Answer #1

Answer:

MCP9700 temperature sensor's output follows the equation

Vout = 0.01*Temperature + 0.5 (temperature is in degree centigrade)

(0.01 is the temperature co-efficient of this device)

So at -5 degree, Vout = -0.01*5 + 0.5 =0.45 volt, and

at +30 degree, we have Vout = 0.01*30 + 0.5 = 0.8V

In order to use the full ADC range of 0 to 5V, we need a signal conditioning circuit which can map 0.45V to 0V and 0.8V to 5V. So we do the following:

1. First subtract 0.45 from the sensor output . This gives us a range of 0V to 0.35V

2. Then we amplify the output of subtractor by factor of 5/0.35 = 14.286

This design is shown below.

Hope this helps

Know the answer?
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Not the answer you're looking for?
Ask your own homework help question
Similar Questions
An 10-bit successive approximation A/D (Analog-to-digital) converter has the following specs: Minimum analog to digital conversion...
An 10-bit successive approximation A/D (Analog-to-digital) converter has the following specs: Minimum analog to digital conversion time 3×10^-3 second with the analog input voltage range: 0 to +6 volts. The A/D is used with a laser micrometer sensor that provides analog position feedback in the range of 0-0.02 m mapping linearly to the voltage of 0-1 volt with precision (accuracy) of 60 μm. a) What is the maximum frequency that can be sampled without aliasing (Hz)? b) What is the...
6. A sensor outputs a voltage ranging from -2.4V to -1.1V. For interface to an ATD...
6. A sensor outputs a voltage ranging from -2.4V to -1.1V. For interface to an ATD converter, this voltage needs to be conditioned to 0 to 2.5V. Develop the required signal conditioning circuit. Verify your designs in problems 6 using simulation.
Design a symmetrical diode clamp circuit, one that confines a signal to the range +5.6 V...
Design a symmetrical diode clamp circuit, one that confines a signal to the range +5.6 V to -5.6 V.
1) Design a circuit to calculate 2V plug the integral of the difference between Vin1 divided...
1) Design a circuit to calculate 2V plug the integral of the difference between Vin1 divided by 3 and half of Vin2. You may only use +5V and -5V power supplies, but as many opamps, capacitors, or resistors as you like
Assuming a 12 bit A/D converter with a ±5 volts input range and a sampling rate...
Assuming a 12 bit A/D converter with a ±5 volts input range and a sampling rate of 720 samples per second. If the input signal to the A/D is given as 4cos(2pi60t + 30), determine the integer value output by the A/D for the first 14 samples of this input signal.
1) Design a sequential circuit with two D flip-flops, A and B, and one input, x....
1) Design a sequential circuit with two D flip-flops, A and B, and one input, x. When x = 0, the circuit state does not change. When x = 1, the circuit stops through the state transitions from 00 to 01, from 01 to 10, from 10 to 11, finally back to 00 and the sequence repeats. to. Find the state diagram b. Find the table of states c. Find the equations of state d. Find the logic diagram
Design a 6-bit, shift-right register with D flip flops, and use it to implement a circuit...
Design a 6-bit, shift-right register with D flip flops, and use it to implement a circuit that detects the sequence “010010” (the rightmost bit is the first arriving). Information shifts one position right when a positiv edge of clk occurs The circuit has the following inputs and outputs (use exactly these names for inputs and outputs. Respect upper and lower case): clk: Input. Clock signal. RST: Reset signal. When RST = 1 flip flops are reset to 0. IN: Data...
The input, Vin, is single-ended not differential. Design an analog circuit with a transfer function of...
The input, Vin, is single-ended not differential. Design an analog circuit with a transfer function of Vout = 50 ⋅ Vin − 5 using one rail-to-rail op amp powered by a single +5 V supply. You may use one REF03 2.50 V reference chip. The input range is 0.1 to 0.2 V, and the output range is 0 to +5 V.
Using one SR one JK and one D flip flop design a sequential circuit that generates...
Using one SR one JK and one D flip flop design a sequential circuit that generates the output pattern: 7-6-5-4-3-2-1-0 and then the sequence repeats. Derive the equations for SA, RA, JB, KB, and DC.
I need to design a circuit using only resistors and capacitors that will filter out a...
I need to design a circuit using only resistors and capacitors that will filter out a signal above a specific frequency. In order to deemed a success, the peak voltage across your capacitor must be equal to 20% of the peak voltage provided by the function generator at the frequency ftheory. Available values of resistance are 5, 10, 30, and 39 Available values of capacitance are 100, 150, 220 and 470 uF ftheory=1699Hz I need to draw the circuit and...