Question

2.) Match the following to the type instruction set it is most like: ____ MIPS processor...

2.) Match the following to the type instruction set it is most like:

____ MIPS processor

____ Intel x86 Processor

____ Load Store Architecture

____ Register Memory Architecture

A.

RISC

B.

CISC

Homework Answers

Answer #1

Question#2

Ans

MIPS Processor ------------------RISC (A)
(It was one of very first RISCs and it's still been used widely to learn and teach that architecture)

Intel x86 Processor ------------ CISC (B)
(Intel x86 has always been remained in CISC and taken many benefits of software support)

Load Store Architecture -------- RISC (A)
(It is the basic and initial idea behind RISC architectures and also called register-to-register architecture
In it, operands and other operations must be in regsiters as it is RISC).

Register Memory Architecture --- CISC (B)
(In this architecture, operands are stored in memory while other instructions are in regsiter as it is CISC
opposite of Load Store Architecture)

-------------------------------------------------------------------
COMMENT DOWN FOR ANY QUERIES!!!
HIT A THUMBS UP IF YOU DO LIKE IT!!!

Know the answer?
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Not the answer you're looking for?
Ask your own homework help question
Similar Questions
Question 1. Answer the following questions on MIPS Instruction Set. a) Show the minimal sequence of...
Question 1. Answer the following questions on MIPS Instruction Set. a) Show the minimal sequence of MIPS instruction for the following pseudocode segment: A[3] = A[10] + B; Assume that B corresponds to register $t3 and the array A has a base address of 1000C41016 which is required to be loaded to register $t0 in your code. Provide comments for each line of your MIPS instruction. b) Assume that Loop starts at memory location 0xC010. Provide a) instruction format of...
Suppose a MIPS processor uses the simple 5-stage pipeline described in the text, where the stages...
Suppose a MIPS processor uses the simple 5-stage pipeline described in the text, where the stages are instruction fetch, instruction decode and operand fetch, execute and calculate address, memory access, and register write. Suppose further that • There is a single memory for both instruction and data, which can only support one read or write each cycle. • There is no “forwarding” in the pipeline. Thus, if an instruction B relies on a value written into a register by an...
A particular Instruction Set Architecture (ISA) has four classes of instruction: load/store, fixedpoint, floating-point, and branching....
A particular Instruction Set Architecture (ISA) has four classes of instruction: load/store, fixedpoint, floating-point, and branching. Load/store instructions all require 2 clock cycles to execute, fixed-point instructions all execute in one clock cycle, floating-point instructions all require 8 clock cycles to execute, and branch instructions take one clock cycle if the branch is successful and two clock cycles if the branch fails. A program is run on a processor with this ISA and measurements show that 20% of the instructions...
Write a possible assembly language instruction or set of instructions to accomplish the following: Compare the...
Write a possible assembly language instruction or set of instructions to accomplish the following: Compare the byte stored at the memory location pointed to by register R4 to the upper (higher) byte stored in register R5 b) Branch to instruction at label ‘ZERO’ if the lower byte of register R6 is zero c) Jump to the instruction at label ‘EVEN’ if the value in register R7 is an even number
This is a homework assignment for Computer Architecture and some question use MIPS Assembly language. 1.    ...
This is a homework assignment for Computer Architecture and some question use MIPS Assembly language. 1.     In the following MIPS assembly code, translate all the instructions to their corresponding machine code in hexadecimal format. This code is stored in the memory from address 0x1fff0000. Loop: sw $t1, 4($s0)        addi $t1, $t1, -1    sll $t1, $t1, 2        bne $t1, $s5, Exit    addi $s0, $s0, 4          j Loop Exit: … 2.     Find the MIPS...
Assembly Programming in MIPS Write a program in MIPS assembler that performs the following computations: Prompts...
Assembly Programming in MIPS Write a program in MIPS assembler that performs the following computations: Prompts the user to enter two integers and stores the smaller one in the first data memory word (with the lowest address) and the larger one in the second data memory word. Then divides the larger word by the smaller one in integer and stores the integer quotient in the third data memory word and the remainder in the fourth data memory word. Finally, it...
1. In real-address mode, convert the following segment offset address to a linear address: 0950:0100 2....
1. In real-address mode, convert the following segment offset address to a linear address: 0950:0100 2. In real-address mode, convert the following segment offset address to a linear address: 0CD1:02E0 3. What is the duration of a single clock cycle (in nanoseconds) in a 3.4 GHz 4. A hard disk rotates at 4200 RPM (rotations per minute). What is the timeof one rotation in milliseconds? 5. Which Intel processor was the first member of the IA-32 family? 6. Which Intel...
1. In real-address mode, convert the following segment offset address to a linear address: 0950:0100 2....
1. In real-address mode, convert the following segment offset address to a linear address: 0950:0100 2. In real-address mode, convert the following segment offset address to a linear address: 0CD1:02E0 3. What is the duration of a single clock cycle (in nanoseconds) in a 3.4 GHz 4. A hard disk rotates at 4200 RPM (rotations per minute). What is the time of one rotation in milliseconds? 5. Which Intel processor was the first member of the IA-32 family? 6. Which...
1. In real-address mode, convert the following segment offset address to a linear address: 0950:0100 2....
1. In real-address mode, convert the following segment offset address to a linear address: 0950:0100 2. In real-address mode, convert the following segment offset address to a linear address: 0CD1:02E0 3. What is the duration of a single clock cycle (in nanoseconds) in a 3.4 GHz 4. A hard disk rotates at 4200 RPM (rotations per minute). What is the timeof one rotation in milliseconds? 5. Which Intel processor was the first member of the IA-32 family? 6. Which Intel...
5. Suppose we have a 32-bit computer with an instruction set that supports immediate instructions as...
5. Suppose we have a 32-bit computer with an instruction set that supports immediate instructions as shown below: Opcode Source Register Destination Register immediate 6 bits 5 bits 5 bits 16 bits (a) How many registers at most does this computer have? (5%) (b) How many operations at most can this computer have? (5%) (c) What is the range of the number in the “immediate” field in 2'scomplement format? (5%)
ADVERTISEMENT
Need Online Homework Help?

Get Answers For Free
Most questions answered within 1 hours.

Ask a Question
ADVERTISEMENT