Question

consider a 64bit microprocessor with a 32-bit external databus, driven by a 120-mhz input clock. assume...

consider a 64bit microprocessor with a 32-bit external databus, driven by a 120-mhz input clock. assume that this microprocessor has a bus cycle whose minimum duration equals three input clock cycles. What is the maximum data transfer rate across the bus that this microprocessor can sustain in bytes

Homework Answers

Answer #1

Given:

Microprocessor = 64-bit

External Data Bus = 32-bit

Input clock = 120 MHz

1 Bus cycle = 3 Input clock cycles

To find: Maximum data transfer rate.

Solution: Clock cycle = 1/ Frequency = 1/(120 MHz) = (1/120 × 106) s = 8.33 ns

1 bus cycle = 3 × clock cycles = 3×(1/(120×106))s = 3/(120×106)s = 25ns

Data transfer rate per bus cycle = 32-bits = 4bytes ( => 4bytes are transferred for every 25ns)

Maximum bus cycle rate = 120 MHz/3 = 60 M/s

(Notice in the above step the change in units, the change in units happen as a result of the formula frequency=1/time. Here, MHz changes to M/s.)

Therefore,

Maximum data transfer rate = (Bus cycle rate) × (Data transferred per bus cycle) = 60M × 4bytes = 240 Mbytes/s = 240 Megabytes/s.

Know the answer?
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Not the answer you're looking for?
Ask your own homework help question
Similar Questions
Suppose a 32-bit microprocessor has a 16-bit data bus running on a 12 MHz clock. A....
Suppose a 32-bit microprocessor has a 16-bit data bus running on a 12 MHz clock. A. If the minimum duration of a bus cycle is 6 clock cycles, what is the maximum data transfer rate? B. If the memory in A needs to wait 2 clock cycles for each data access, what is the maximum data transfer rate? C. How does the maximum data transfer rate change when the frequency of the bus is doubled to improve performance in A?...
consider two microprocessors having 32-bit and 640bit wide external data busses, respectfully the two processors are...
consider two microprocessors having 32-bit and 640bit wide external data busses, respectfully the two processors are identical otherwise and their bus cycles are the same speed. Suppose all instructions and operands are four bytes. By what factor do the maximum data transfer rates vary A: The 64-bit microprocessor is twice as fast B: The 320bit microprocessor is twice as fast C: The 64-bit microprocessor is four times faster D: The 32-bit microprocessor is four times faster E: Neither microprocessor is...
consider a hypotehtical microprocessor generating a 32-bit address ( for example, assume the program counter and...
consider a hypotehtical microprocessor generating a 32-bit address ( for example, assume the program counter and the address registers are 320bits wide) and having a 32-bit data bus. What is the maximum memory address space that the processor can access directly if it connected to a 16-bit memory
Consider a hypothetical microprocessor having 64-bit instructions composed of two fields: the first two bytes contain...
Consider a hypothetical microprocessor having 64-bit instructions composed of two fields: the first two bytes contain the opcode and the remainder the immediate operand or operand address. Discuss the impact on the system if the speed of the microprocessor bus has a 64-bit local address bus and a 32-bit local data bus.
A CPU is trying to transfer 16 KB of data in burst mode from its memory...
A CPU is trying to transfer 16 KB of data in burst mode from its memory to the external memory through a 32-bit bus. Compute the time required for the transfer, if the clock cycles per burst is 2 and the number of bursts for the entire transfer is 16. Assume the bus runs at 10 MHz and has an overhead of 32 clock cycles. How much data can be burst transferred from the external memory in 5 ms?
1. The memory units that follow are specified by the number of words times the number...
1. The memory units that follow are specified by the number of words times the number of bits per word. How many address lines and input/output data lines are needed in each case? (a) 8K X 16 (b) 2G X 8 (c) 16M X 32 (d) 256K X 64 2. Give the number of bytes stored in each memory unit in question 1. 3. Word number 563 decimal in the memory shown in Fig. 7.3 (see Mano-Ch7.pdf) contains the binary...
Microprocessor 8086 material. Choose the correct answer. 1- For a (64K x 8) RAM, the number...
Microprocessor 8086 material. Choose the correct answer. 1- For a (64K x 8) RAM, the number of address lines is: * 17 19 16 15 20 14 18 2-Which of the following instructions requires (BYTE PTR)? * SHR [500H], 3h LDS SI, [1000H] LAHF PUSH [9AAH] ADD AX, [800H] 3-Where are the interrupt vectors located in the microprocessor’s memory? * in the first 64K byte in the first 1K byte in the first 256K byte in the first 1M byte...
What tools could AA leaders have used to increase their awareness of internal and external issues?...
What tools could AA leaders have used to increase their awareness of internal and external issues? ???ALASKA AIRLINES: NAVIGATING CHANGE In the autumn of 2007, Alaska Airlines executives adjourned at the end of a long and stressful day in the midst of a multi-day strategic planning session. Most headed outside to relax, unwind and enjoy a bonfire on the shore of Semiahmoo Spit, outside the meeting venue in Blaine, a seaport town in northwest Washington state. Meanwhile, several members of...