Question

consider a hypotehtical microprocessor generating a 32-bit address ( for example, assume the program counter and...

consider a hypotehtical microprocessor generating a 32-bit address ( for example, assume the program counter and the address registers are 320bits wide) and having a 32-bit data bus. What is the maximum memory address space that the processor can access directly if it connected to a 16-bit memory

Homework Answers

Answer #1

Q.consider a hypotehtical microprocessor generating a 32-bit address ( for example, assume the program counter and the address registers are 320bits wide) and having a 32-bit data bus. What is the maximum memory address space that the processor can access directly if it connected to a 16-bit memory

Answer: The Maximum memory address space = 2^16 = 64 Kbytes.the access of 8-bit memory will transfer a 8 bits and the access of 16-bit memory may transfer 8 bits or 16 bits words.

Know the answer?
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Not the answer you're looking for?
Ask your own homework help question
Similar Questions
consider a 64bit microprocessor with a 32-bit external databus, driven by a 120-mhz input clock. assume...
consider a 64bit microprocessor with a 32-bit external databus, driven by a 120-mhz input clock. assume that this microprocessor has a bus cycle whose minimum duration equals three input clock cycles. What is the maximum data transfer rate across the bus that this microprocessor can sustain in bytes
Suppose some 32-bit microprocessor and some 16-bit microprocessor have the same bus cycle. If a program...
Suppose some 32-bit microprocessor and some 16-bit microprocessor have the same bus cycle. If a program consists of 100 operands and instructions, of which 50% are 32 bits and 50% are 16 bits long, it is better to use a 32-bit microprocessor when running this program on two microprocessors. -How fast is it compared to using a bit microprocessor?
Suppose a 32-bit microprocessor has a 16-bit data bus running on a 12 MHz clock. A....
Suppose a 32-bit microprocessor has a 16-bit data bus running on a 12 MHz clock. A. If the minimum duration of a bus cycle is 6 clock cycles, what is the maximum data transfer rate? B. If the memory in A needs to wait 2 clock cycles for each data access, what is the maximum data transfer rate? C. How does the maximum data transfer rate change when the frequency of the bus is doubled to improve performance in A?...
Consider a hypothetical microprocessor having 64-bit instructions composed of two fields: the first two bytes contain...
Consider a hypothetical microprocessor having 64-bit instructions composed of two fields: the first two bytes contain the opcode and the remainder the immediate operand or operand address. Discuss the impact on the system if the speed of the microprocessor bus has a 64-bit local address bus and a 32-bit local data bus.
consider two microprocessors having 32-bit and 640bit wide external data busses, respectfully the two processors are...
consider two microprocessors having 32-bit and 640bit wide external data busses, respectfully the two processors are identical otherwise and their bus cycles are the same speed. Suppose all instructions and operands are four bytes. By what factor do the maximum data transfer rates vary A: The 64-bit microprocessor is twice as fast B: The 320bit microprocessor is twice as fast C: The 64-bit microprocessor is four times faster D: The 32-bit microprocessor is four times faster E: Neither microprocessor is...
Consider a hypothetical microprocessor having 64-bit instructions composed of two fields: the first two bytes contain...
Consider a hypothetical microprocessor having 64-bit instructions composed of two fields: the first two bytes contain the opcode and the remainder the immediate operand or operand address. What is the maximum directly accessible memory capacity (in Bytes)? Provider answer in Giga Bytes.
3.8 Consider a 1024B memory bank composed of two 512B memory modules: one for the low...
3.8 Consider a 1024B memory bank composed of two 512B memory modules: one for the low byte and one for the high byte. A signal from the microprocessor, R/W’ is used to distinguish between a memory read and a memory write. The address bus from the microprocessor is 16-bit wide. a. Determine the address lines that will be connected to each of the memory modules. b. Determine the address lines that should be used to enable the chip select, an...
1a) A memory unit has 28-bit address lines and 64-bit input/output data lines. How many bytes...
1a) A memory unit has 28-bit address lines and 64-bit input/output data lines. How many bytes of data can this memory hold? How many words does it contain, and how large is each word? b) A memory unit consists of 32M words of 16-bit each. How many bits wide address lines and input-output data lines are needed to access this memory? c) A memory unit consists of 512K bytes of data. How many bits wide address lines are needed to...
what is the maximum size of a memory that can be connected to a 20bits address...
what is the maximum size of a memory that can be connected to a 20bits address bus processor if the memory cell size is 16 bits. Find the result in bytes
1. The memory units that follow are specified by the number of words times the number...
1. The memory units that follow are specified by the number of words times the number of bits per word. How many address lines and input/output data lines are needed in each case? (a) 8K X 16 (b) 2G X 8 (c) 16M X 32 (d) 256K X 64 2. Give the number of bytes stored in each memory unit in question 1. 3. Word number 563 decimal in the memory shown in Fig. 7.3 (see Mano-Ch7.pdf) contains the binary...