Question

Deisgn an op-amp circuit that will give you an output voltage from
5V to 0V. There must be a resistor where when the resistance is
3475 voltage is 5v and when the resitance is 10,000 the output
votlage must be zero.

Answer #1

**Answer**:

One of the ways to accomplish this is to use the resistance as a part of Wheatstone bridge and op-amp in difference amplifier configuration. This circuit is shown below:

**First about the bridge:**

In the following circuit R1, R2 and R4 are fixed at 10K. R2 is the resistance that varies from 10K to 3475ohms.

When R2 is equal to 10000 ohms, the voltage Va and Vb are both 2.5V. Therefore the difference amplifier gives an output voltage equal to

**Vout = (RF/R5) (Vb - Va) = 0V**

When R2 is equal to 3475 ohms then Va = 2.5V but Vb changes to

Vb = 10K * 5/(10K + 3.475K) = 3.71 volts …………......using potential divider theorem

**Therefore Vout = (RF/R5)*(3.71 - 2.5) = (RF/R5)*1.21 =
4.13*1.21 =5V**

Hope this helps.

Design an op-amp circuit that will provide an output voltage
equal to the average of three input voltages. You may assume that
the input voltages will be confined to the range -10V ?Vin ?10V.
Verify your design by using Multisim software and a suitable set of
input voltages.

Design an Op-Amp Circuit that takes an input from a low current
capacity voltage source (i.e. a high internal impedance source)
with voltage range of -15mV to 15mV, amplify it, adds a DC offset
so that the voltage is always positive filter it (LPF 1, 18.3 KHz)
and the convert it into digital output (reference voltage of ADC
12V). Also determine the minimum sampling rate of ADC

Design an op-amp circuit for a weighted summer that shifts the
dc level of the input signal vi(t) = 3 sin(t) V from zero to -3 V.
Assume that in addition to vi(t), you have a dc voltage source of
1.5 V available. Sketch the output signal waveform.

Using a 741 op-amp for every stage, design this circuit:
The input stage has a voltage gain of 10 and input impedance of
50 K?.
The low pass filter stage has a Sallen-Key (VCVS) third order
butterworth response and a cutoff frequency of 5KHz.
The output buffer stage has a voltage gain of 10.

Estimate the magnitude of the loop gain of the circuit .The
op-amp has the following parameters: differential input resistance,
rd = 1 M?, output resistance, ro = 100 ?,
open-loop gain, Aol = 105. Assume
R1 = 24.01 k? and R2 = 5.89 k?

6. Answer the
following questions:
a. What is the
difference between Op-Amp circuit and Comparator circuit?
b. Discuss some
of the issues with this Op-Amp oscillations and explain the voltage
swing and cause of potential failure of this circuit.
c. What
makes the comparator circuit oscillate and more ideal for the
applications?
d. Describe the
operation of the comparator oscillator circuit and explain the
difference in inverting and non-inverting waveforms of the
comparator
e. What is the
significance of using comparator circuit to achieve sinusoidal
oscillations?

In a Wien-bridge oscillator circuit, there are four resistors,
two capacitors, and an op amp. Each resistor have a tolerance of
5%. the resistor R = 5950 ohms, R1 = 3 ohms, Rf = 6.05 ohms,
capacitor = 1uF. Compute Vo and R at a frequency of 300Hz, 500Hz,
800Hz, and 1000Hz.

If you were to choose an op-amp to implement an amplifier
circuit for picking up ECG (electrocardiographic) pulses from
adhesive electrodes, which type of op-amps, instrumentation
(INA121, AD620 etc), FET-input (AD547, OPA128 etc) or BJT-input
(uA741, OP27 etc), should you choose? Perform an internet search on
the data-sheet of these op-amps. Compare their performance
characteristics. Provide THREE justifications to support your
decision.

Use an ideal op amp to design a differentiator circuit having a
time constant of 10-5s using a 1-nF capacitor. Sketch
the magnitude and phase response of the circuit, indicating the
frequency at which the magnitude response equals 0 dB. A series
input resistor is added to limit the gain magnitude at high
frequencies to 100 V/V. Sketch the magnitude and phase responses of
this modified circuit on the same axes as the ideal differentiator.
How does the phase response...

Consider an op-amp connected in an inverting configuration to
realize a closed-loop gain of -100 V/V utilizing resistors of 1k
and 100 k. A load resistance RLis connected from the output to
ground, and a low-frequency sine-wave signal of peak amplitude
Vpeakis applied to the input. Let the op amp be ideal except that
its output voltage saturates at 10 Vand its output current is
limited to the range of 20 mA.
1) For RL = 1k, what is the...

ADVERTISEMENT

Get Answers For Free

Most questions answered within 1 hours.

ADVERTISEMENT

asked 5 minutes ago

asked 19 minutes ago

asked 59 minutes ago

asked 1 hour ago

asked 1 hour ago

asked 1 hour ago

asked 1 hour ago

asked 1 hour ago

asked 2 hours ago

asked 2 hours ago

asked 2 hours ago

asked 2 hours ago