Question

SRAM with 4k words of 32 bits each. How many address bits are needed to address...

SRAM with 4k words of 32 bits each. How many address bits are needed to address these words?

1. Assuming that the central memory array has the same number of rows as it has columns, how many rows are there?

2.How many of address bits are used by the row decoder

3.How many words are stored in each row

4. How many are used by column decoder

Engineering   Electrical-Engineering   
0 0
Add a commentTranscribed image text
Next >

Homework Answers

Answer #1

0 0
Know the answer?
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Log In

Sign Up

Not the answer you're looking for?
Ask your own homework help question
Similar Questions
14. For a direct-mapped cache with a 32-bit address and 32-bit words, the following address bits...
14. For a direct-mapped cache with a 32-bit address and 32-bit words, the following address bits are used to access the cache. Tag Index Offset 31-16 15-5 4-0 What is the cache block size (in words)? How many blocks does the cache have?
A digital computer has a memory unit with 32 bits per word. The instruction set consists...
A digital computer has a memory unit with 32 bits per word. The instruction set consists of 147 different operations. All instructions have an operation code part (opcode) and two address fields: one for a memory address and one for a register address. This particular system includes eight general-purpose, user-addressable registers. Registers may be loaded directly from memory, and memory may be updated directly from the registers. Direct memory-to-memory data movement operations are not supported. Each instruction stored in one...
Memory organization: For a memory consisting of 32 modules, each with a capacity of 1M x8...
Memory organization: For a memory consisting of 32 modules, each with a capacity of 1M x8 bits (here a basic memory storage unit is a byte or 8 bits), how many bits are needed to represent each address that is uniquely associated with each basic storage unit? For this memory system, if high-order interleaving is used, what is the address structure (i.e., what bits are used to select the chip and what bits are used to identify the offset within...
1a) A memory unit has 28-bit address lines and 64-bit input/output data lines. How many bytes...
1a) A memory unit has 28-bit address lines and 64-bit input/output data lines. How many bytes of data can this memory hold? How many words does it contain, and how large is each word? b) A memory unit consists of 32M words of 16-bit each. How many bits wide address lines and input-output data lines are needed to access this memory? c) A memory unit consists of 512K bytes of data. How many bits wide address lines are needed to...
1. The memory units that follow are specified by the number of words times the number...
1. The memory units that follow are specified by the number of words times the number of bits per word. How many address lines and input/output data lines are needed in each case? (a) 8K X 16 (b) 2G X 8 (c) 16M X 32 (d) 256K X 64 2. Give the number of bytes stored in each memory unit in question 1. 3. Word number 563 decimal in the memory shown in Fig. 7.3 (see Mano-Ch7.pdf) contains the binary...
PLEASE with detailed explanation For a 1024 (1K) x 8 RAM memory - How many address...
PLEASE with detailed explanation For a 1024 (1K) x 8 RAM memory - How many address lines are required to access all 1K locations?               - List the hexadecimal address range for the whole memory               - List the size of each word stored in this memory For a 256K x 32 ROM memory - How many address lines are required to access all 256K locations?               - List the hexadecimal address range for the whole memory               - List...
1. An array has an index of [5] at the starting address of 200. It has...
1. An array has an index of [5] at the starting address of 200. It has 3 words per memory cell, determine loc[3],loc[4] and NE. (3 Marks: 1 mark for each) 2. A 2-D array defined as A[10 , 5] requires 4 words of storage space for each element. Calculate the address of A[4,3] given the base address as 250 • If the array is stored in Row-major form • If the array is stored in Column-major form 3. Write...
3) Assume a computer has 32-bit integers. Show how the value 0xCAFEBABE would be stored sequentially...
3) Assume a computer has 32-bit integers. Show how the value 0xCAFEBABE would be stored sequentially in memory, starting at address 0x100, on both a big-endian machine and a little-endian machine, assuming that each address holds one byte. Address Big Endian Little Endian 0x100 0x101 0x102 0x103
A digital signal has four levels. How many bits are needed per level? Draw the digital...
A digital signal has four levels. How many bits are needed per level? Draw the digital signal assume the baud rate is 8 baud per second. Increasing the levels of a signal increases the probability of an error occurring, in other words it reduces the reliability of the system. Why and how can this be resolve? What determines how successful a receiver will be in interpreting an incoming signal? Spectrum of a channel between 5 MHz and 4 MHz; SNRdB...
Write a program that allows two players to play a game of tic-tac-toe. Use a twodimensional...
Write a program that allows two players to play a game of tic-tac-toe. Use a twodimensional char array with three rows and three columns as the game board. Each element in the array should be initialized with an asterisk (*). The program should run a loop that: • Displays the contents of the board array. • Allows player 1 to select a location on the board for an X. The program should ask the user to enter the row and...
ADVERTISEMENT
Need Online Homework Help?

Get Answers For Free
Most questions answered within 1 hours.

Ask a Question
ADVERTISEMENT