Question

The software I am using Is Logisim. Design and build a circuit to add 2 2-bit...

The software I am using Is Logisim.

Design and build a circuit to add 2 2-bit binary numbers. This means that you will have 4 input lines and 3 output lines. The three output lines are 2 bits for the sum and a carry out line. Use logisim to construct your circuit. Upload the .circ file to blackboard

Engineering   Electrical-Engineering   
0 0
Add a commentTranscribed image text
Next >

Homework Answers

Answer #1

The above logic expressions are now simulated using Logisim. I have attached four instances of output from the truth table.

When AB=11 and CD=11

Output-2

When AB=01 and CD=10

Output 3

When AB=00 and CD=10

Output 4.

When AB=10 And CD=10

In case you have any doubts please feel free to ask your doubts in the comments section. I would be happy to clarify it

DO GIVE A THUMBS UP !!

0 0
Know the answer?
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Log In

Sign Up

Not the answer you're looking for?
Ask your own homework help question
Similar Questions
Design a combinational circuit that forms the 2-bit binary sum S1S0 of two 2-bit numbers X1X0...
Design a combinational circuit that forms the 2-bit binary sum S1S0 of two 2-bit numbers X1X0 and Y1Y0 and can produce a carry output C. Design the entire circuit with the help of three half adder circuit implementing each of the three outputs with XOR-AND and OR gates.
Adder Start out by picking 2 positive six bit binary numbers that are less than 3210,...
Adder Start out by picking 2 positive six bit binary numbers that are less than 3210, written in 2's complement notation. The eventual goal is to add these two numbers. 1) Look at the LSB bit of the numbers, and using logic gates (NANDs, NORs, etc.) design a circuit that correctly gives the right output for any possible combination of bits in the LSB place. 2) Now look at the next column to the left (next to LSB). In this...
Design a 4-bit adder-subtractor circuit using the 4-bit binary Full adders (74LS83) and any necessary additional...
Design a 4-bit adder-subtractor circuit using the 4-bit binary Full adders (74LS83) and any necessary additional logic gates. The circuit has a mode input bit, M, that controls its operation. Specifically, when M=0, the circuit becomes a 4-bit adder, and when M=1, the circuit becomes a 4-bit subtractor that performs the operation A plus the 2’s complement of B.Where A and B are two 4-bits binary numbers. That is, * When M=0, we perform A+B, and we assume that both...
I have an 4-bit unsigned Binary adder that performs F=A+B with carry in and carry out,...
I have an 4-bit unsigned Binary adder that performs F=A+B with carry in and carry out, I have to draw the smallest circuit using the adder and whatever other combinational logic gates I need to perform the 4-bit function below on 2's complement numbers A and B F=A+B if ADD=1, F=A-B if ADD=0
Design a combinational logic circuit that accepts a decimal value represented as a four-bit Aiken (or...
Design a combinational logic circuit that accepts a decimal value represented as a four-bit Aiken (or "2421") code (X3 X2 X1 X0) as its input and that creates a four-bit output (Y3 Y2 Y1 Y0) that uses standard binary (radix-2) encoding to represent the same decimal value. For each of the four outputs, construct a standard truth table with inputs X3 X2 X1 X0 appearing in order from 0000, 0001, 0010, ..., 1111. The 6 disallowed input combinations can be...
3. Parity generator [20] Submission file for this part: 3.circ Main circuit name: paritygen Input pin(s):...
3. Parity generator [20] Submission file for this part: 3.circ Main circuit name: paritygen Input pin(s): inputw [1], sysclock [1] Output pin(s): outputq [1] Derive a minimal state table for a Moore model FSM that acts as a three-bit parity generator. For every three bits that are observed on inputw during three consecutive clock cycles, the FSM generates the parity bit outputq = 1 if the number of 1s received in the sequence so far is odd. Thus, this is...
2. (20%) Design and simulate the 1-bit multiplexor from CircuitVerse based on the logic shown below....
2. (20%) Design and simulate the 1-bit multiplexor from CircuitVerse based on the logic shown below. Add input and output to the logic and change the input values to check the output value changes according to the behavior of the multiplexer. Create a new circuit (menu Circuit -> NewCircuit+) with name "lab07_02" for TA to review. [Submit] a screenshot of your final circuit layout with name "lab07_02".
Use VHDL to design a 4-bit ALU (Arithmetic logic Unit) with the 8 instructions: ADD, REVERSE,...
Use VHDL to design a 4-bit ALU (Arithmetic logic Unit) with the 8 instructions: ADD, REVERSE, MUL, INC, XNOR, NOT, RROTATION, LROTATION. 1-Assume codes for instructions are: 000=ADD, 001=REVERSE, 010=MUL, 011=INC, 100=XNOR, 101=NOT, 110=RROTATION, and 111=LROTATION. 2-Assume input numbers are unsigned. 3-For instructions REVERSE, NOT, RROTATION, and LROTATION use number A3A2A1A0. 4-For addition result will be in C3C2C1C0 and carry out CO. 5- For multiplication use repeated addition such as A+A+A+... ( B times) and outputs are in D3D2D1D0, C3C2C1C0....
VERILOG Design an Arithmetic Logic Unit (ALU) that can perform four-bit 1. Four-bit addition; 2. Four-bit...
VERILOG Design an Arithmetic Logic Unit (ALU) that can perform four-bit 1. Four-bit addition; 2. Four-bit subtraction; 3. Four-bit multiplication; 4. Four-bit comparator (that compares two binary numbers to check whether two numbers are equal, or one is less/greater than other). Write test benches and simulate each module/submodule. Hint: First make individual modules of the four-bit adder, four-bit subtractor, four-bit multiplier, four-bit comparator modules (make all these in same/one project) and then use a multiplexer to combine these modules to...
Implement a 2-bit adder using only a 32x3 ROM. The adder adds two 2-bit numbers, {A1...
Implement a 2-bit adder using only a 32x3 ROM. The adder adds two 2-bit numbers, {A1 A0} and {B1 B0}. The adder also has a carry-in (Cin) input. Thus there are 5 inputs: A1 A0, B1 B0, Cin. There are 3 outputs, a 2-bit sum (S1 S0) as well as a carry-out (Cout). Include a diagram of the ROM: label inputs/outputs correctly and show the contents of ROM cells (0's/1's).
ADVERTISEMENT
Need Online Homework Help?

Get Answers For Free
Most questions answered within 1 hours.

Ask a Question
ADVERTISEMENT