A particular 256 M-bit square memory array has its peripheral
circuits reorganized to allow for the readout
of a 64-bit double-double word. How many address bits will the new
design need?
Tried to explain in detail. Hope, it helps you !
Get Answers For Free
Most questions answered within 1 hours.