Question

1. Design a module using Verilog’s behavioral design method that can perform a BCD to seven segment display decoder. This module receives a 4-bit binary input and generates the seven output signals (a - g) plus DP (dot pixel) for the display.

module bcd_to_seven( bin_in, sseg_out);

input wire [3:0] bin_in;

output reg [7:0] sseg_out;

endmodule

The inputs bin_in should be binary 0 to 15. The outputs of sseg_out should drive a seven segment display to indicate a number from 0 - F hexadecimal.

Answer 1

Answered the question below.

If you have any doubt ask in the comment section.

Please rate if you like my answer.