Question

4. Volume control: Design a controller for the volume of a TV set. The controller will...

4. Volume control: Design a controller for the volume of a TV set. The controller will have two inputsH (for HIGHER) and L (for LOWER), and will have 8 different volume options (0, 1, . . . , 7) as output. You may assume that when the TV is powered on it starts at volume 0. You may assume that the output is represented by the standard binary value of 3 output bits O2O1O0.

(a) When H = L = 0 the volume should not change.

(b) When H = 1 and L = 0 the volume should increase by one unit. If it cannot increase because it is already at maximum volume (7), then the volume should remain unchanged.

(c) When H = 0 and L = 1 the volume should decrease by one unit. If it cannot decrease because it is already at minimum volume (0), then the volume should remain unchanged.

(d) When H = 1 and L = 1 the volume should not change.

Design the circuit based on the steps discussed in class. Show your state diagram. Show your abstract circuit structure with the 3 components discussed in class: “Memory/States”, “Next State Logic”, and “Output Logic”. Finally, present the detailed circuit for each component.

Engineering   Electrical-Engineering   
0 0
Add a commentTranscribed image text
Next >

Homework Answers

Answer #1

0 0
Know the answer?
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Log In

Sign Up

Not the answer you're looking for?
Ask your own homework help question
Similar Questions
Design a timer circuit with an asynchronous set and reset and a clock input, and a...
Design a timer circuit with an asynchronous set and reset and a clock input, and a single output, such that the output is a logic 1 for 7 clock cycles, and then switches to a logic 0. The set input may be used to set the output to 1. Your circuit should include a counter.
7a) Design a timer circuit with an asynchronous set and reset and a clock input, and...
7a) Design a timer circuit with an asynchronous set and reset and a clock input, and a single output, such that the output is a logic 1 for 7 clock cycles, and then switches to a logic 0. The set input may be used to set the output to 1. Your circuit should include a counter. b) Implement the above timer using behavioral Verilog.
Design a light fixtures control with two switches, x and y. X or y = 1...
Design a light fixtures control with two switches, x and y. X or y = 1 when the switch is closed and x or y = 0 when it is open. Let F(x,y)= 1 when the light is on and F(x,y)= 0 when it is off. The light will be on when both switches are closed. When one of the two switches is opened, the light goes off, When the other switch is also opened, the light goes on. e....
CMOS Design Styles. Select the correct answer for each. a) What do you expect to happen...
CMOS Design Styles. Select the correct answer for each. a) What do you expect to happen if you accidentally hook the Clk signal to the inverter input? -Output will switch twice in each clk cycle -Output will latch to logic 1 -The control input will be confused, resulting in an unknown logic output state -The power supply may burn up because the unconnected signal line may touch Gnd -The load capacitance will rise too high, preventing the output switching b)...
1) Design a sequential circuit with two D flip-flops, A and B, and one input, x....
1) Design a sequential circuit with two D flip-flops, A and B, and one input, x. When x = 0, the circuit state does not change. When x = 1, the circuit stops through the state transitions from 00 to 01, from 01 to 10, from 10 to 11, finally back to 00 and the sequence repeats. to. Find the state diagram b. Find the table of states c. Find the equations of state d. Find the logic diagram
Design a 4-bit adder-subtractor circuit using the 4-bit binary Full adders (74LS83) and any necessary additional...
Design a 4-bit adder-subtractor circuit using the 4-bit binary Full adders (74LS83) and any necessary additional logic gates. The circuit has a mode input bit, M, that controls its operation. Specifically, when M=0, the circuit becomes a 4-bit adder, and when M=1, the circuit becomes a 4-bit subtractor that performs the operation A plus the 2’s complement of B.Where A and B are two 4-bits binary numbers. That is, * When M=0, we perform A+B, and we assume that both...
Design a counter which counts in the sequence that has been assigned to you. Use D...
Design a counter which counts in the sequence that has been assigned to you. Use D flip flops and NAND gates. Simulate your design using SimUaid. Submit the state table, D flip-flop input equations, and transition graph determined in Part 6. The D flip-flop equations can be derived using Karnaugh maps or using LogicAid by entering a state table with zero input variables. Sequence: 000,100,001,110,101,111,(repeat) 000,... Also, please answer the following questions: How can a D flip-flop be set to...
Design a FSM for a Vending Machine In this task, you will design a FSM for...
Design a FSM for a Vending Machine In this task, you will design a FSM for a simple (albeit strange) vending machine of office supplies. The vending machine sells three possible items, each at a different cost: Item Cost Pencil 10 cents Eraser 20 cents Pen 30 cents The vending machines accepts nickels (worth 5 cents), dimes (worth 10 cents), and quarters (worth 25 cents). Physically, it is only possible to insert a single coin at a time. The vending...
In class we discussed a reversible, isothermal compression of an ideal gas. The initial point (1)...
In class we discussed a reversible, isothermal compression of an ideal gas. The initial point (1) is an ideal gas in equilibrium at pressure 1 (P1), volume 1 (V1) and temperature (T), and the final point (2) is an ideal gas in equilibrium at pressure 2 (P2), volume 2 (V2) and temperature (T), where V2 d) For each differential step, the change in entropy is given by dS=qrev/T =!!!"#! . Since T is constant , this express ion can be...
In long-distance digital phone transmissions, the information travels in series (bit by bit) over the telephone...
In long-distance digital phone transmissions, the information travels in series (bit by bit) over the telephone network and is clocked at the rate of a clock. When transmitting this information, it can happen that long sequences of ’1’ are sent. Therefore, they can show a DC component on the line (twisted pair, coaxial cable) that may be filtered by the installation (presence of transformer). To avoid such filtering, the natural binary code is transformed into AMI (Alternate Mark Inversion) code....
ADVERTISEMENT
Need Online Homework Help?

Get Answers For Free
Most questions answered within 1 hours.

Ask a Question
ADVERTISEMENT