Question

Design an Op-Amp Circuit that takes an input from a low current capacity voltage source (i.e. a high internal impedance source) with voltage range of -15mV to 15mV, amplify it, adds a DC offset so that the voltage is always positive filter it (LPF 1, 18.3 KHz) and the convert it into digital output (reference voltage of ADC 12V). Also determine the minimum sampling rate of ADC

Answer #1

Amplification stage

This circuit contains 2 operations:

- Summing non-inverting

- Low pass filter 1st order.

**Summing Amplifier**

The gain of the summing amplifier with R1=R4 is:

The Vin voltage must be amplified up to a signal, and the output should have a DC offset of+6V, to have a centered signal with no negatives, the gain is:

-Only consider the Vin input:

With:

R3=1K

R2=799K

The offset should make the output 0V when the input is -15mV

The R5 and R6 resistances generate 15mV constant voltage to set Voff.

R4 and R5 values are chosen purposely high, so R6 is neggligible in parallel to R4, thus, getting a more stable dc value for Voff.

**FILTER**

The corner frequency of the 1st order filter is 18.3KHz, and the dominant pole of the circuit is:

Thus, C1 is:

In Band Pass, for a 1KHz signal, the output is:

At the corner frequency:18.3KHz

The Gain is:

The difference between the gainin the band pass and 18KHz:

The gain at f=18.3KHz is -3dB below the gain in the band pass, 18.3KHz is effectively the corner frequency

**Sampling Rate**

The minimum sampling rate to avoid aliasing is given by the Nyquist frequency, the band width of a signal is half the sampling rate frequency:

The Band Width is equivalent to the band pass of the filter, then the minimum sampling frequency is:

Using a 741 op-amp for every stage, design this circuit:
The input stage has a voltage gain of 10 and input impedance of
50 K?.
The low pass filter stage has a Sallen-Key (VCVS) third order
butterworth response and a cutoff frequency of 5KHz.
The output buffer stage has a voltage gain of 10.

Design an op-amp circuit for a weighted summer that shifts the
dc level of the input signal vi(t) = 3 sin(t) V from zero to -3 V.
Assume that in addition to vi(t), you have a dc voltage source of
1.5 V available. Sketch the output signal waveform.

Design an op-amp circuit that will provide an output voltage
equal to the average of three input voltages. You may assume that
the input voltages will be confined to the range -10V ?Vin ?10V.
Verify your design by using Multisim software and a suitable set of
input voltages.

Design the circuit of a source follower JFET amplifier biasing
circuit with load RL and input voltage internal resistance RS that
having a gain of +0.2. The specification of the circuit is given as
below: Supply voltage, VCC = +12 V; Input impedance, Zi = 10 k;
cut-off frequency from source capacitor, fLS = 40 Hz; cut-off
frequency from gate capacitor, fLG = 4 Hz; VGSQ = -2.86 V; IDSS =
16 mA and Vp = -4 V

PLEASE DRAW THE CIRCUIT DIAGRAMS OF EACH DEFINITIONS AND
GIVE ITS APPLICATIONS.
PLEASE GIVE THE FULL DETAILS OF THE STEPS ON EACH
QUESTIONS SO I COULD FOLLOW UP YOUR WHOLE
EXPLANATIONS.
PLEASE WRITE THE STEPS ON SOLVING THIS
EXAMPLE
EX) STEP 1, STEP 2, ETC
HANDWRITING IS OKAY AS LONG AS IT IS
READABLE.
IF YOU HAVE USED THE EQUATIONS OR CONCEPTS, PLEASE STATE
IT CLEARLY WHICH ONE YOU HAVE YOU USED SO I COULD FULLY UNDERSTAND
THE DETAILS OF...

ADVERTISEMENT

Get Answers For Free

Most questions answered within 1 hours.

ADVERTISEMENT

asked 5 minutes ago

asked 14 minutes ago

asked 22 minutes ago

asked 30 minutes ago

asked 41 minutes ago

asked 1 hour ago

asked 1 hour ago

asked 1 hour ago

asked 1 hour ago

asked 2 hours ago

asked 2 hours ago

asked 2 hours ago