Question

design a 4 bit and four way traffic light signal using flip flop ,555 timer and...

design a 4 bit and four way traffic light signal using flip flop ,555 timer and also logic gate and then make kmap equation and also complosery schematic diagram .

Homework Answers

Answer #1

Circuit Components

  • +9v to +12v supply voltage
  • 555 Timer IC
  • 1KΩ, 10KΩ, 220Ω resistors (3 pieces),
  • 10µF and 100µF capacitors
  • RED LED (4 pieces), BLUE LED (4 pieces) and YELLOW LED (4 pieces)
  • CD4017 Decade Counter IC
  • IN4007 diodes (8 pieces)

Four way traffic light circuit diagram using 555 Timer IC is shown in the above diagram. The timer here generates pulses of time period 100ms approximately. So the ON time is 50ms and OFF time is 50ms. This time duration can be changed by changing the capacitor value. Although street lights have a shift time for 2minutes, here we are reducing the time for testing the circuit.

The time shift for a four way traffic light can be achieved in this circuit by replacing the 10uF capacitor with a 470uF one. Once the power is tune ON, the timer acts as a square wave generator and generates clock, this clock is fed to the DECADE BINARY COUNTER. Now the decade binary counter counts the number of pulses given at the clock and lets the corresponding pin output go high, for example, if the event count is 3 then Q2 pin of counter will be high and if 5 is count the pin Q4 will be high. So for every 100ms there will be a peak, with this peak the counter memory gains by one and so is the output.

The diodes here prevent the shorting of counter outputs, say if the count is two with this the Q1 will be high (since Q1 is high all other outputs will be low including Q0, Q2) in the absence of diodes, Q1 with positive voltage gets hardly pulled down to LOW by Q0 (as Q0 voltage be +0V when Q1 is high), as they are connected together. With this short circuit takes place.

So during Q0, Q1, Q2, Q3 high the GREEN LED on NORTH and SOUTH will be ON along with RED LED on EAST and WEST. So if we assume clock is of 1Hz, the NORTH and SOUTH side are signaled GREEN to go for four sec and also the EAST and WEST side are signaled RED to STOP during this time.

When Q4 goes high, the YELLOW LED on NORTH and SOUTH will be ON along with RED LED on EAST and WEST. So if we assume clock is of 1Hz, the NORTH and SOUTH side are signaled YELLOW to slow down for 1sec and also the EAST and WEST side are signaled RED to STOP during this time.

When Q5, Q6, Q7, Q7 high the GREEN LED on EAST and WEST will be ON along with RED LED on NORTH and SOUTH. So if we assume clock is of 1Hz, the EAST and WEST side are signaled GREEN to go for four sec and also the NORTH and SOUTH side are signaled RED to STOP during this time.

When Q4 goes high, the YELLOW LED on EAST and WEST will be ON along with RED LED on NORTH and SOUTH. So if we assume clock is of 1Hz, the EAST and WEST side are signaled YELLOW to slow down for 1sec and also the NORTH and SOUTH side are signaled RED to STOP during this time.

These above four stages form a continuous cycle, to control the traffic light on a four way.

Know the answer?
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Not the answer you're looking for?
Ask your own homework help question
Similar Questions
Draw a 4 way logic light controller circuit using JK flip flops or D flip flops....
Draw a 4 way logic light controller circuit using JK flip flops or D flip flops. Design the full logic description including state truth table, output signal truth table.
Design a 4-bit bidirectional shift register using JK Flip-Flop which is capable of storing data in...
Design a 4-bit bidirectional shift register using JK Flip-Flop which is capable of storing data in both serial and parallel fashion but produces output in parallel fashion only without the refreshing facility. Explain the working with the help of timing diagram.                                                                                                                                                          
Ripple Counters and T-FFs. (a) Design a 5-bit ripple down-counter using T Flip-Flops and no other...
Ripple Counters and T-FFs. (a) Design a 5-bit ripple down-counter using T Flip-Flops and no other components. (b) Design a 5-bit ripple up-counter using T Flip-Flops and no other components. (c) What limits the maximum counting speed of your ripple counters? (d) Design a T Flip-Flop using only a D flip-flop with no extra logic gates.
Design a 2-bit binary counter using one JK and one T flip flop. Derive the equations...
Design a 2-bit binary counter using one JK and one T flip flop. Derive the equations for JA, KA and TB. Do not draw the circuit.
Design 2 bits counter that count down by using T flip flop when input x =1...
Design 2 bits counter that count down by using T flip flop when input x =1 and counts up when x=0. Find the following 1. Derive the state table 2. Derive the K‐map simplifications. 3. Draw the logic diagram
How do I design a divide by 4 clock in verilog using 2 D Flip Flop...
How do I design a divide by 4 clock in verilog using 2 D Flip Flop blocks? I have created this divide by 2 clock D Flip Flop block so far: module divide_by_2(D, Clk,reset, Q, Qnext); //Divide by 2 clock with reset using D flip flop    input Clk, D, reset;    output Q,Qnext;    reg Q;       assign Qnext = ~Q;       always @(posedge Clk or posedge reset) //always at the positive edge of the clock or...
Design 3 - Bit sequential counter with D Flip-Flops. Provide the below: 1. State Diagram: 2....
Design 3 - Bit sequential counter with D Flip-Flops. Provide the below: 1. State Diagram: 2. State Table: 3. K-maps and equations: 4. Logic Diagram:
Design 3 - Bit sequential counter with T Flip-Flops. Provide the below: 1. State Diagram: 2....
Design 3 - Bit sequential counter with T Flip-Flops. Provide the below: 1. State Diagram: 2. State Table: 3. K-maps and equations: 4. Logic Diagram:
Design a 3-Bit state machine with irregular sequence (101-001 – 111- 010 - 100 – 000-101)...
Design a 3-Bit state machine with irregular sequence (101-001 – 111- 010 - 100 – 000-101) using J-K Flip Flop. Treat missing states as DON’T CARE conditions in K MAP. Complete the undermentioned requirements:- Draw state diagram. Derive state table. Derive excitation/transition table. Draw K-Map. Draw the logic diagram.
VERILOG Design an Arithmetic Logic Unit (ALU) that can perform four-bit 1. Four-bit addition; 2. Four-bit...
VERILOG Design an Arithmetic Logic Unit (ALU) that can perform four-bit 1. Four-bit addition; 2. Four-bit subtraction; 3. Four-bit multiplication; 4. Four-bit comparator (that compares two binary numbers to check whether two numbers are equal, or one is less/greater than other). Write test benches and simulate each module/submodule. Hint: First make individual modules of the four-bit adder, four-bit subtractor, four-bit multiplier, four-bit comparator modules (make all these in same/one project) and then use a multiplexer to combine these modules to...