Question

Counters and controllers A circuit has two inputs a and b. A counter counts the number...

Counters and controllers
A circuit has two inputs a and b. A counter counts the number times that in 3 consecutive clock pulses a and b are equal. Design this circuit using a counter and basic logic gates and flip-flops. The counting is modulo-16 and it rolls back to 0 after it reaches 15. Provide an asynchronous reset input that resets the sequence detection and the counting.

Engineering   Electrical-Engineering   
0 0
Add a commentTranscribed image text
Next >

Homework Answers

Answer #1

0 0
Know the answer?
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Log In

Sign Up

Not the answer you're looking for?
Ask your own homework help question
Similar Questions
Design a counter which counts in the sequence that has been assigned to you. Use D...
Design a counter which counts in the sequence that has been assigned to you. Use D flip flops and NAND gates. Simulate your design using SimUaid. Submit the state table, D flip-flop input equations, and transition graph determined in Part 6. The D flip-flop equations can be derived using Karnaugh maps or using LogicAid by entering a state table with zero input variables. Sequence: 000,100,001,110,101,111,(repeat) 000,... Also, please answer the following questions: How can a D flip-flop be set to...
Ripple Counters and T-FFs. (a) Design a 5-bit ripple down-counter using T Flip-Flops and no other...
Ripple Counters and T-FFs. (a) Design a 5-bit ripple down-counter using T Flip-Flops and no other components. (b) Design a 5-bit ripple up-counter using T Flip-Flops and no other components. (c) What limits the maximum counting speed of your ripple counters? (d) Design a T Flip-Flop using only a D flip-flop with no extra logic gates.
In MultiSim, design a PWM circuit. You will need a 0 to 9 counter, which you...
In MultiSim, design a PWM circuit. You will need a 0 to 9 counter, which you should build from flip flops and basic logic gates. The PWM input will come from 4 input switches as a binary number. For the comparator, you can build your own from basic gates, or use one of the commercially available comparator chips (74HC85 Digital IC). An oscilloscope in MultiSim can be used to verify duty cycles.
Sequence is 000,0110,111,100,101,001, (repeat)000,…
Sequence is 000,0110,111,100,101,001, (repeat)000,…· Design a counter that counts in the sequence assigned to you. Use D flip-flops, NAND gates, and inverters. Draw your circuit explicitly showing all connections to gate and flip-flop inputs.Explicitly means that you should draw in all wires, don’t just label the inputs and outputs. Show switches connected to thePreset and Clear inputs of the flip-flops. Use one switch for all clears and a separate switch for each preset.· Explain in detail how you can set...
Using three rising-edge-triggered T flip-flops and a minumum number of additional gates, construct a circuit that...
Using three rising-edge-triggered T flip-flops and a minumum number of additional gates, construct a circuit that will operate as a binary counter with an enable signal E. When E = 1, the counter should increment from 0 to 7 on each clock pulse, with (flip-flop outputs Q2Q1Q0 = 000- 001-010-011-100-101-110-111) and then roll over to 000 and repeat the sequence. When E=0, the counter should stop and hold its current count. Note: (not modulo-8, but modulo-6: 000-001-010-011-100-101-000- ... )
Design a 6-bit, shift-right register with D flip flops, and use it to implement a circuit...
Design a 6-bit, shift-right register with D flip flops, and use it to implement a circuit that detects the sequence “010010” (the rightmost bit is the first arriving). Information shifts one position right when a positiv edge of clk occurs The circuit has the following inputs and outputs (use exactly these names for inputs and outputs. Respect upper and lower case): clk: Input. Clock signal. RST: Reset signal. When RST = 1 flip flops are reset to 0. IN: Data...
Question 1:A) A sequential circuit has two flip-flops A and B, two inputs X and Y,...
Question 1:A) A sequential circuit has two flip-flops A and B, two inputs X and Y, and one output Z. The flip-flop input equations and output function are as follows: SA = BX + B’Y’ RA = B’XY’ SB = A’X RB = A + XY’ Z = AXY+BX’Y’ a) Draw the logic diagram of the circuit. b) Derive the state table and state diagram of the circuit. Question 1: b)For the sequential circuits given below a) Write flip-flop input...
3. Parity generator [20] Submission file for this part: 3.circ Main circuit name: paritygen Input pin(s):...
3. Parity generator [20] Submission file for this part: 3.circ Main circuit name: paritygen Input pin(s): inputw [1], sysclock [1] Output pin(s): outputq [1] Derive a minimal state table for a Moore model FSM that acts as a three-bit parity generator. For every three bits that are observed on inputw during three consecutive clock cycles, the FSM generates the parity bit outputq = 1 if the number of 1s received in the sequence so far is odd. Thus, this is...
Design a synchronous machine (Transition Table, K-maps, Final Equations, Circuit Diagram) that counts through the following...
Design a synchronous machine (Transition Table, K-maps, Final Equations, Circuit Diagram) that counts through the following sequence in the order shown below. Note, there are no inputs or output variables, so your Q values must reflect the Hex value listed. A 4 1 2 6 3 9 C 7 and repeat a) using D flip-flops and combinational logic b) using a PROM device (must show Hex values in order) and 4-bit D-Register
What would happen with the ring counter if the reset switch set the value of the...
What would happen with the ring counter if the reset switch set the value of the counter to a ‘3’ instead of a ‘1’? Group of answer choices There would be a false output, but the counter would continue to run in the proper order after the “3” state The counter will count in the sequence: 3 -> 6 -> 5 -> 3 -> 6 -> ... which means two “on” outputs will be shifted left. The “3” state was...
ADVERTISEMENT
Need Online Homework Help?

Get Answers For Free
Most questions answered within 1 hours.

Ask a Question
ADVERTISEMENT