Question

#9) You are to implement the following function F(A,B,C,D,E,F) which outputs a 1 whenever the binary...

#9) You are to implement the following function F(A,B,C,D,E,F) which outputs a 1 whenever the binary number represented by ABCDE is ODD and 0 otherwise. A is the MSB and E is the LSB.

Draw the function F(A,B,C,D,E,F) and show the work that led you to that answer.

Since I am not so sadistic as to have you draw the truth table of a 6 variable function and draw the K-map of such a function, you should realize, as a HINT, that your circuit is the simplest possible one and your explanation should be 1 sentence AT THE MOST !  

Homework Answers

Answer #1

The simplest function that satisfy the given condition is F=E.

Explanation:

The binary number which is represented by ABCDE with A as MSB and E as LSB can be ODD only when the E is 1 and then the output is 1 for E is ODD as per given question.

For example,let the ABCDE be 10011.It's value is 19,an ODD number because E is 1

If the E is 0, then the binary number becomes even.Then the output becomes 0.

For example,let the ABCDE be 10010,it's value is 18, an EVEN number because E is 0

In both the cases,the output of the function is equal to the value of E.

Know the answer?
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Not the answer you're looking for?
Ask your own homework help question
Similar Questions
Find a circuit of AND and OR gates to realize f (a, b, c, d) =...
Find a circuit of AND and OR gates to realize f (a, b, c, d) = Ʃ m(1, 5, 6, 10, 13, 14) a- Build the truth table b- Find the Boolean expression c- Draw the circuit d- simplify f by using a Karnaugh map e- Build the simplified truth table f- Re-draw the simplify circuit
Design a combinational circuit with 4 inputs (A, B, C, D) and two outputs (F, G):...
Design a combinational circuit with 4 inputs (A, B, C, D) and two outputs (F, G): The F output becomes ‘1’ when the corresponding decimal value represented by the 4 input bits is divisible by 3 (for example, F=1 when input combination is 0011; as 0011is 3 in decimal that is div. by 3). The G output becomes ‘1’ when the corresponding decimal value represented by the 4 input bits is divisible by 5. Also, mention how many gate delays...
1. Implement the given logic function using a 4:1 MUX. F(A,B,C) = Σm(0,1,3,7) Show the truth...
1. Implement the given logic function using a 4:1 MUX. F(A,B,C) = Σm(0,1,3,7) Show the truth table, the 4:1 MUX schematic with the inputs, select inputs and the output. 2. For an 8:3 priority encoder: a) Draw the schematic. b) Write the truth table. c) Write the Boolean expressions for each of the outputs in terms of the inputs. d) Draw the logic circuit for the outputs in terms of the inputs.
1) Implement the given logic function using a 4:1 MUX. (Ref: Lec 16, slide 5) F(A,B,C)...
1) Implement the given logic function using a 4:1 MUX. (Ref: Lec 16, slide 5) F(A,B,C) = Σm(0,1,3,7) Show the truth table, the 4:1 MUX schematic with the inputs, select inputs and the output. 2) For an 8:3 priority encoder: a) Draw the schematic. b) Write the truth table. c) Write the Boolean expressions for each of the outputs in terms of the inputs. d) Draw the logic circuit for the outputs in terms of the inputs.
Logic Circuit Problem #3 Given the following logic function: F(a,b,c,d) = ? m(0,3,7,9,11,13,15)+?d(4,6,8) use a Karnaugh...
Logic Circuit Problem #3 Given the following logic function: F(a,b,c,d) = ? m(0,3,7,9,11,13,15)+?d(4,6,8) use a Karnaugh Map to, a) Find a minimal SOP expression Answer: F(a,b,c,d) = b) Find a minimal POS expression Answer: F(a,b,c,d) = Problem #4 Implement the function F(a,b,c,d) given in problem #3 using two 3-to-8 decoders, both active low enabled and active low output. F(a,b,c,d) = ? m(0,3,7,9,11,13,15)+?d(4,6,8) Answer: Problem #5 Implement the function in the previous problem: F(a,b,c,d) = ? m(0,3,7,9,11,13,15)+?d(4,6,8), using a single 4...
VIVA QUESTIONS: 1. Implement the following function using VHDL coding. (Try to minimize if you can)....
VIVA QUESTIONS: 1. Implement the following function using VHDL coding. (Try to minimize if you can). F(A,B,C,D)=(A'+B+C). (A+B'+D'). (B+C'+D') . (A+B+C+D) 2. What will be the no. of rows in the truth table of N variables? 3. What are the advantages of VHDL? 4. Design Ex-OR gate using behavioral model? 5. Implement the following function using VHDL code f=AB+CD. 6. What are the differences between half adder and full adder? 7. What are the advantages of minimizing the logical expressions?...
Hardware security HW-1 Combinational Logic Q.1 a) Complete the truth table for the 4-inputs, 16 cells...
Hardware security HW-1 Combinational Logic Q.1 a) Complete the truth table for the 4-inputs, 16 cells LUT ( Look-up Table) and map the follwing function on the LUT. Asume ‘a’ to the MSB ( Most significant bit) and lable all inputs and outputs of the LUT. F= a+bd LUT A (MSB) B C D (LSB) F (output)     Draw the circuit level for the above function. Q.2 Assume that a simple diagram of a switch used in SRAM based FPGA...