Question

Implement the following circuit to test the characteristics of a D flip flop. Note: Using a...

Implement the following circuit to test the characteristics of a D flip flop.

  • Note:
    • Using a clock input to operate the flip-flop is rather quickly.
    • You may wish to select the slow motion of the clock OR
      to use a simple binary input device instead of a clock input device.
    • Verify the flip flop state table.
    • Q(t+1) = D, is the characteristic equation. 
              Characteristic Table            Excitation Table
        ====================            ===================
        D  Q(t+1)  Operation            Q(t)  Q(t+1)   D
        ====================            ===================
        0    0     Reset                 0      0      0
        --------------------            -------------------
        1    1     Set                   0      1      1
        ====================            -------------------
                                         1      0      0
                                        -------------------
                                         1      1      1
                                        ===================
  • Questions:
    • Is a D flip-flop positive or negative edge triggered?________
    • What happens when the Set pin is set to one?__________
    • What happens when the Reset pin is set to one?_________
    • Does it matter what the D input is when either Set or Reset is one?_________
Engineering   Computer-Science   
0 0
Add a commentTranscribed image text
Next >

Homework Answers

Answer #1

Q:- Is a D flip-flop positive or negative edge triggered?
Answer:------ Yes, D flip-flop is a positive or negative edge triggered.

Q:- What happens when the Set pin is set to one?
Answer:------
If the set pin alone is HIGH means Set pin is set to one (while the reset is LOW), this sets the Q pin to 1 and the Q pin to 0.

Q:- What happens when the Reset pin is set to one?
Answer:------
If the reset pin alone is HIGH means Reset pin is set to one (while the set pin is LOW), this resets the Q and Q pins both to 0.

Q:- Does it matter what the D input is when either Set or Reset is one?
Answer:------
Yes, it matters what the D input is when either Set or Reset is one.

0 0
Know the answer?
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Log In

Sign Up

Not the answer you're looking for?
Ask your own homework help question
Similar Questions
Implement the following circuit to test the characteristics of a D flip flop. Note: Using a...
Implement the following circuit to test the characteristics of a D flip flop. Note: Using a clock input to operate the flip-flop is rather quickly. You may wish to select the slow motion of the clock OR to use a simple binary input device instead of a clock input device. Verify the flip flop state table. Q(t+1) = D, is the characteristic equation. Characteristic Table Excitation Table ==================== =================== D Q(t+1) Operation Q(t) Q(t+1) D ==================== =================== 0 0 Reset...
How do I design a divide by 4 clock in verilog using 2 D Flip Flop...
How do I design a divide by 4 clock in verilog using 2 D Flip Flop blocks? I have created this divide by 2 clock D Flip Flop block so far: module divide_by_2(D, Clk,reset, Q, Qnext); //Divide by 2 clock with reset using D flip flop    input Clk, D, reset;    output Q,Qnext;    reg Q;       assign Qnext = ~Q;       always @(posedge Clk or posedge reset) //always at the positive edge of the clock or...
Design a 6-bit, shift-right register with D flip flops, and use it to implement a circuit...
Design a 6-bit, shift-right register with D flip flops, and use it to implement a circuit that detects the sequence “010010” (the rightmost bit is the first arriving). Information shifts one position right when a positiv edge of clk occurs The circuit has the following inputs and outputs (use exactly these names for inputs and outputs. Respect upper and lower case): clk: Input. Clock signal. RST: Reset signal. When RST = 1 flip flops are reset to 0. IN: Data...
1) Write down the characteristic table for a positive-edge triggered D flip-flop. 2) Explain the difference...
1) Write down the characteristic table for a positive-edge triggered D flip-flop. 2) Explain the difference between the D latch and the D flip-flop.
Using three rising-edge-triggered T flip-flops and a minumum number of additional gates, construct a circuit that...
Using three rising-edge-triggered T flip-flops and a minumum number of additional gates, construct a circuit that will operate as a binary counter with an enable signal E. When E = 1, the counter should increment from 0 to 7 on each clock pulse, with (flip-flop outputs Q2Q1Q0 = 000- 001-010-011-100-101-110-111) and then roll over to 000 and repeat the sequence. When E=0, the counter should stop and hold its current count. Note: (not modulo-8, but modulo-6: 000-001-010-011-100-101-000- ... )
Draw the circuit for the Flip-Flop that can store one bit (0 or 1). Explain what...
Draw the circuit for the Flip-Flop that can store one bit (0 or 1). Explain what combinations of inputs are “Set”, “Reset” and “Undefined” or “Invalid”.
FSM: Sequence 00,01,11,10 Example A complete FSM is constructed by combining the next state function and...
FSM: Sequence 00,01,11,10 Example A complete FSM is constructed by combining the next state function and D flip-flops. This exercise provides the next_pattern, the dff module, and the fsm module. Only the next_pattern has to be completed. Complete the next_pattern module, that provides the next state table for a sequence generator. The sequence is 00, 01, 11, and 10. The reset state is 00. 0001111000011110 The dff module provides a positive edge trigger D flip-flop with a specified reset state...
Question: - Draw the circuit for the Flip-Flop that can store one bit (0 or 1)....
Question: - Draw the circuit for the Flip-Flop that can store one bit (0 or 1). Explain what combinations of inputs are “Set”, “Reset” and “Undefined” or “Invalid”.   - List four of LC-3 computer’s opcode mnemonics and their corresponding 4-digit opcodes, explain what each opcode performs.
Design 2 bits counter that count down by using T flip flop when input x =1...
Design 2 bits counter that count down by using T flip flop when input x =1 and counts up when x=0. Find the following 1. Derive the state table 2. Derive the K‐map simplifications. 3. Draw the logic diagram
Design a counter which counts in the sequence that has been assigned to you. Use D...
Design a counter which counts in the sequence that has been assigned to you. Use D flip flops and NAND gates. Simulate your design using SimUaid. Submit the state table, D flip-flop input equations, and transition graph determined in Part 6. The D flip-flop equations can be derived using Karnaugh maps or using LogicAid by entering a state table with zero input variables. Sequence: 000,100,001,110,101,111,(repeat) 000,... Also, please answer the following questions: How can a D flip-flop be set to...
ADVERTISEMENT
Need Online Homework Help?

Get Answers For Free
Most questions answered within 1 hours.

Ask a Question
ADVERTISEMENT