Question

For a store operation, what is stored in the MAR? a) The store instruction b) The...

For a store operation, what is stored in the MAR?

a) The store instruction

b) The memory address of the store instruction

c) The memory address of the location in memory to which data will be written

d) The data to be stored in memory

Engineering   Computer-Science   
0 0
Add a commentTranscribed image text
Next >

Homework Answers

Answer #1

Correct Answer: c

Explanation:

The option 'a' is incorrect because the MAR(Memory Address Register) doesn't store the instruction.

The option 'b' is incorrect because the MAR(Memory Address Register) doesn't store the memory address of the store instruction.

The option 'c' is correct because the MAR(Memory Address Register) store the memory address of the location in memory to which data will be written.

The option 'd' is incorrect because the MAR(Memory Address Register) doesn't store the data to be stored in memory.

So, only the option 'c' is correct.

0 0
Know the answer?
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Log In

Sign Up

Not the answer you're looking for?
Ask your own homework help question
Similar Questions
A digital computer has a memory unit with 32 bits per word. The instruction set consists...
A digital computer has a memory unit with 32 bits per word. The instruction set consists of 147 different operations. All instructions have an operation code part (opcode) and two address fields: one for a memory address and one for a register address. This particular system includes eight general-purpose, user-addressable registers. Registers may be loaded directly from memory, and memory may be updated directly from the registers. Direct memory-to-memory data movement operations are not supported. Each instruction stored in one...
A microprocessor has an increment memory direct instruction, which adds 1 to the value in memory...
A microprocessor has an increment memory direct instruction, which adds 1 to the value in memory location. The instruction has five stages: fetch opcode (four bus clock cycles); fetch operand address (four bus clock cycles); fetch operand (five bus clock cycles); add 1 to operand (three bus clock cycles) and, store operand (two bus clock cycles). By what amount (in percent) will the duration of the instruction increase if we have to insert four bus wait states in each memory...
A microprocessor has an increment memory direct instruction, which adds 1 to the value in memory...
A microprocessor has an increment memory direct instruction, which adds 1 to the value in memory location. The instruction has five stages: fetch opcode (four bus clock cycles); fetch operand address (four bus clock cycles); fetch operand (five bus clock cycles); add 1 to operand (three bus clock cycles) and, store operand (two bus clock cycles). How many bus clock cycles are required to execute the instruction
Write a possible assembly language instruction or set of instructions to accomplish the following: Compare the...
Write a possible assembly language instruction or set of instructions to accomplish the following: Compare the byte stored at the memory location pointed to by register R4 to the upper (higher) byte stored in register R5 b) Branch to instruction at label ‘ZERO’ if the lower byte of register R6 is zero c) Jump to the instruction at label ‘EVEN’ if the value in register R7 is an even number
3- please convert the following. show all work a) convert this into one-address machine instruction (load,store,add,sub,mult):...
3- please convert the following. show all work a) convert this into one-address machine instruction (load,store,add,sub,mult): E = (A*C) + (B*D) b) convert this into two-address machine instruction: A= C+B*D*E+A. c) convert this expression using zero-address machine: a=b-c*d.
Question 1. Answer the following questions on MIPS Instruction Set. a) Show the minimal sequence of...
Question 1. Answer the following questions on MIPS Instruction Set. a) Show the minimal sequence of MIPS instruction for the following pseudocode segment: A[3] = A[10] + B; Assume that B corresponds to register $t3 and the array A has a base address of 1000C41016 which is required to be loaded to register $t0 in your code. Provide comments for each line of your MIPS instruction. b) Assume that Loop starts at memory location 0xC010. Provide a) instruction format of...
1. A microcontroller is said to be the combination of hardware and software. What does the...
1. A microcontroller is said to be the combination of hardware and software. What does the software refer to A. A program stored in its RAM B. A program stored in its ROM C. The entire assembly programs written for this controller D. The controller’s entire instruction set What is a MCU’s stack? It is a section of memory that allows a MCU to perform stack operation It is a section of memory that is write protected It is a...
There are 3 forms of Program Memory Addressing Modes: Direct, Relative, and Indirect. Explain/Illustrate what happens...
There are 3 forms of Program Memory Addressing Modes: Direct, Relative, and Indirect. Explain/Illustrate what happens to CS and IP registers if the JMP THERE instruction is stored at memory address 10000H (CS=1000H, IP=0000H) and the address of THERE is: (A) 10020H (B) 30000H
Translate one array operation from C to ASM: a = b * X[Y[2]], where assume X[]...
Translate one array operation from C to ASM: a = b * X[Y[2]], where assume X[] is from the memory address $s0; Y[] is from the memory address $s1; (ASM will use the least number of registers as needed)
For questions 3-4, provide the full MARIE RTN (register transfer notation) for these new MARIE operations....
For questions 3-4, provide the full MARIE RTN (register transfer notation) for these new MARIE operations. Your answer should include the fetch, decode, operand fetch (if necessary), execution and store result (if necessary) stages. When you see X in these instructions, this is a main memory address (the last 12 bits of the 16-bit instruction) – refer to this as IR[11..0] and not X in your RTN. 3) AutoIncrLoad X – the autoincrement addressing mode is used to access a...
ADVERTISEMENT
Need Online Homework Help?

Get Answers For Free
Most questions answered within 1 hours.

Ask a Question
ADVERTISEMENT