Question

For your project CPU:                                       &nbs

For your project CPU:

                                                                52 bits

Opcode

10

General register

6

Index register

5

Mode

4

Future

2

Address

25

a) Maximum number of instruction?

b) How many general registers there are?

c) How many types of instructions there are?

d) Size of your Memory in K,M,G,T

e) Largest unsigned binary number in a word of memory?

Homework Answers

Answer #1

a) Maximum number of Instructions = 2^10 = 100

b) Number of general registers = 6

c) Types of instructions = 3

  • Data Manipulation
  • Data Transfer
  • Program Control

d) The nearest byte boundary after 52 bits is at 56 bits, i.e., 7 Bytes.

Maximum number of instructions = 100

Size of memory = 7*100 = 700 Bytes

= 0.7 KB

= 7 * 10^4 MB

= 7 * 10^7 GB

= 7 * 10^10 TB

e) Memory = 25 bits.

Therefore the largest unsigned binary number in a word of memory is 11111111111111111111111112 .

Know the answer?
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Not the answer you're looking for?
Ask your own homework help question
Similar Questions
A digital computer has a memory unit with 32 bits per word. The instruction set consists...
A digital computer has a memory unit with 32 bits per word. The instruction set consists of 147 different operations. All instructions have an operation code part (opcode) and two address fields: one for a memory address and one for a register address. This particular system includes eight general-purpose, user-addressable registers. Registers may be loaded directly from memory, and memory may be updated directly from the registers. Direct memory-to-memory data movement operations are not supported. Each instruction stored in one...
How many parts assembly instructions has? What is the difference between signed and unsigned number? What...
How many parts assembly instructions has? What is the difference between signed and unsigned number? What is the memory size of HCS12. Explain your answer using address bus and data bus? How many CPU registers are there for HCS12 and what is the size of each register. How many flags are there in HCS12 and explain with example all the flags of HCS12.
5. Suppose we have a 32-bit computer with an instruction set that supports immediate instructions as...
5. Suppose we have a 32-bit computer with an instruction set that supports immediate instructions as shown below: Opcode Source Register Destination Register immediate 6 bits 5 bits 5 bits 16 bits (a) How many registers at most does this computer have? (5%) (b) How many operations at most can this computer have? (5%) (c) What is the range of the number in the “immediate” field in 2'scomplement format? (5%)
Assume we have CPU instructions that look like this: load register, address save register, address Where...
Assume we have CPU instructions that look like this: load register, address save register, address Where the instruction load copies the data pointed to by the address into the register, and the instruction save copies the data from the register into the location pointed to by address. Assume “register” can be the values R0 and R1, where each “R#” is the name of a single register that can store a single byte. Assume the “address” is an integer constant number....
Assume we have CPU instructions that look like this: load register, address save register, address Where...
Assume we have CPU instructions that look like this: load register, address save register, address Where the instruction load copies the data pointed to by the address into the register, and the instruction save copies the data from the register into the location pointed to by address. Assume “register” can be the values R0 and R1, where each “R#” is the name of a single register that can store a single byte. Assume the “address” is an integer constant number....
Assume we have CPU instructions that look like this: load register, address save register, address Where...
Assume we have CPU instructions that look like this: load register, address save register, address Where the instruction load copies the data pointed to by the address into the register, and the instruction save copies the data from the register into the location pointed to by address. Assume “register” can be the values R0 and R1, where each “R#” is the name of a single register that can store a single byte. Assume the “address” is an integer constant number....
Part a) For an unsigned number that represent binary with n bits, what is the range...
Part a) For an unsigned number that represent binary with n bits, what is the range of value for that? Part b) How many rows appear in a truth table with n input variables? Part c) How many memory location are there if the memory address is n bits?
1. Given Hexadecimal EDCC16 Detail steps are required. 1) What is the binary representation? 2) What...
1. Given Hexadecimal EDCC16 Detail steps are required. 1) What is the binary representation? 2) What is the negation of EDCC in HEX? 3) Convert it to decimal number if this is a 2s-complement signed binary representation in 16- bit register 4) Convert it to decimal number if this is an unsigned binary representation in 16-bit 2. Suppose we have 3 arrays A, B, and C, array A’s base address is in $S3, B’s base address is in $S4, C’s...
I. What value will be in register r2 after execution of the following instructions? Show your...
I. What value will be in register r2 after execution of the following instructions? Show your work with the register values after executing each instruction. MOV r2, #0x0 LDR r1, =0xCF MOVS r1, r1, LSR #1 ADC r2, r2, #0 MOVS r1, r1, LSR #1 ADC r2, r2, #0 II. Assume a 32 bit register holds a data of four bytes as B3B2B1B0. Write a sequence of ARM instruction that takes this data as input and swaps the bytes 0...
In a hypothetical system with 1024 bytes of main memory, 128 bytes of cache, blocks of...
In a hypothetical system with 1024 bytes of main memory, 128 bytes of cache, blocks of 32-byte size, with direct-map (S = 1) placement policy and LRU replacement policy, answer each of the following questions: Determine the address fields for index, tag and block offset in the memory address. How many sets are there in the cache? How many blocks in the main memory are mapped to the same set of blocks in cache? If associative (parallel) comparison is to...
ADVERTISEMENT
Need Online Homework Help?

Get Answers For Free
Most questions answered within 1 hours.

Ask a Question
ADVERTISEMENT