Question

Which storage device is the fastest? disk register memory cache

Which storage device is the fastest?

disk

register

memory

cache

Engineering   Computer-Science   
0 0
Add a commentTranscribed image text
Next >

Homework Answers

Answer #1

Registers have the highest speed as you can see below image

hierarchy is like Register -> cache -> memory -> disk

Thanks

0 0
Know the answer?
Your Answer:

Post as a guest

Your Name:

What's your source?

Earn Coins

Coins can be redeemed for fabulous gifts.

Log In

Sign Up

Not the answer you're looking for?
Ask your own homework help question
Similar Questions
To speed up memory access, caching is typically used. A memory cache is a small but...
To speed up memory access, caching is typically used. A memory cache is a small but fast memory where data recently accessed is kept in anticipation of future references. When an access is made, if the data is in the cache, then it is returned quickly. This is called a cache hit. otherwise main memory is accessed and the access is said to be a cache miss. For the purposes of this problem, assume that the latency of the main...
Accessing disk storage is extremely slow as compared to as compared to accessing internal memory. For...
Accessing disk storage is extremely slow as compared to as compared to accessing internal memory. For a particular system, 35 measurements are taken of the time to access a record from the disk. A mean of 0.0293 seconds and a standard deviation of 0.0032 were determined. Find the 95% confidence interval for the population mean, µ.
Assuming that a computer system has 64MBytes of main memory, 16Bytes of cache line and 64KBytes...
Assuming that a computer system has 64MBytes of main memory, 16Bytes of cache line and 64KBytes of cache size. A main memory address contains “A1E3”data in a particular memory cell. Transfer this data to the cache in direct mapping, associative mapping and 16-way set-associative mapping algorithms.
The cache memory inside of CPU is using ________ memory type. Group of answer choices a,...
The cache memory inside of CPU is using ________ memory type. Group of answer choices a, CMOS RAM b, Flash RAM c, DRAM d, SRAM
Suppose a computer using direct mapped cache has 224 bytes of byte-addressable main memory, and a...
Suppose a computer using direct mapped cache has 224 bytes of byte-addressable main memory, and a cache of 128 blocks, where each cache block contains 8 bytes. For four-way set associative cache, to which block of cache the address 0x1895BA maps? Group of answer choices Block 70 Block 16 Block 23 Not enough information
The processor needs to transfer a file of 32768 kilobytes from disk to main memory. The...
The processor needs to transfer a file of 32768 kilobytes from disk to main memory. The memory is byte addressable. The size of the data count register of a DMA controller is 16 bits. What is the minimum number of times the DMA controller needs to get the control of the system bus from the processor to transfer the file from the disk to main memory in the following transfer modes 1.) Cycle stealing mode 2.) Burst Transfer mode
A 16 GB main memory has a 8 MB cache organized as a 8-way set associative...
A 16 GB main memory has a 8 MB cache organized as a 8-way set associative cache with 128 Byte cache blocks (line). How many cache blocks are there in the cache? How many sets are there in the cache? (Show your computation.) Show how the 36-bit address generated by the CPU would be divided to map into the cache. (Indicate the sizes of the tag, line, etc.)
compare the register memory, accumulator based and memory memory architectures by writing the assembly programs to...
compare the register memory, accumulator based and memory memory architectures by writing the assembly programs to perform the calculation F =(B+C)/A
In a hypothetical system with 1024 bytes of main memory, 128 bytes of cache, blocks of...
In a hypothetical system with 1024 bytes of main memory, 128 bytes of cache, blocks of 32-byte size, with direct-map (S = 1) placement policy and LRU replacement policy, answer each of the following questions: Determine the address fields for index, tag and block offset in the memory address. How many sets are there in the cache? How many blocks in the main memory are mapped to the same set of blocks in cache? If associative (parallel) comparison is to...
In a hypothetical system with 1024 bytes of main memory, 128 bytes of cache, blocks of...
In a hypothetical system with 1024 bytes of main memory, 128 bytes of cache, blocks of 32-byte size, with direct-map (S = 2) placement policy and LRU replacement policy, answer each of the following questions: Determine the address fields for index, tag and block offset in the memory address. How many sets are there in the cache? How many blocks in the main memory are mapped to the same set of blocks in cache? If associative (parallel) comparison is to...
ADVERTISEMENT
Need Online Homework Help?

Get Answers For Free
Most questions answered within 1 hours.

Ask a Question
ADVERTISEMENT